

PROCEEDINGS OF SPIE

Optical Microlithography XX

Donis G. Flagello

Editor

27 February–2 March 2007

San Jose, California, USA

Sponsored and Published by

SPIE—The International Society for Optical Engineering

Cooperating Organization

SEMATECH Inc.

Volume 6520
Part One of Three Parts



The International Society
for Optical Engineering

Proceedings of SPIE—The International Society for Optical Engineering, 9780819466396, v. 6520

SPIE is an international technical society dedicated to advancing engineering and scientific applications of optical, photonic, imaging, electronic, and optoelectronic technologies.

The papers included in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. The papers published in these proceedings reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from this book:

Author(s), "Title of Paper," in *Optical Microlithography XX*, edited by Donis G. Flagello, Proceedings of SPIE Vol. 6520 (SPIE, Bellingham, WA, 2007) Article CID Number.

ISSN 0277-786X
ISBN 9780819466396

Published by
SPIE—The International Society for Optical Engineering
P.O. Box 10, Bellingham, Washington 98227-0010 USA
Telephone 1 360/676-3290 (Pacific Time). Fax 1 360/647-1445
<http://www.spie.org>

Copyright © 2007, The Society of Photo-Optical Instrumentation Engineers

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of copying fees. The Transactional Reporting Service base fee for this volume is \$18.00 per article (or portion thereof), which should be paid directly to the Copyright Clearance Center (CCC), 222 Rosewood Drive, Danvers, MA 01923. Payment may also be made electronically through CCC Online at <http://www.copyright.com>. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher. The CCC fee code is 0277-786X/07/\$18.00.

Printed in the United States of America 1M7 i ffU b 5 gg WUH ḡ bW̄1 bXYf]W̄bgY Zca 'GD-9.

Contents

Part One

- xxi Conference Committee
xxv *Lithography beyond 32-nm: a role for imprint? (Plenary Paper)*
M. Melliar-Smith, Molecular Imprints (USA)

SESSION 1 PAST, PRESENT, AND FUTURE DIRECTIONS

- 652002 **Marching of the microlithography horses: electron, ion, and photon — past, present, and future (Invited Paper) [6520-01]**
B. J. Lin, Taiwan Semiconductor Manufacturing Co., Inc. (Taiwan)
- 652003 **Future directions for CMOS device technology development from a system application perspective (Invited Paper) [6520-02]**
T. H. Ning, IBM Thomas J. Watson Research Ctr. (USA)
- 652004 **Optical lithography: 40 years and holding (Invited Paper) [6520-03]**
J. H. Bruning, Corning Tropel Corp. (USA)

SESSION 2 IMMERSION STATUS AND PERFORMANCE

- 652005 **Defects, overlay, and focus performance improvements with five generations of immersion exposure systems [6520-05]**
J. Mulkens, B. Streefkerk, H. Jasper, J. de Klerk, F. de Jong, L. Levasier, M. Leenders, ASML Netherlands B.V. (Netherlands)
- 652006 **Current status of high-index immersion lithography development [6520-06]**
Y. Ohmura, T. Nakashima, H. Nagasaka, A. Sukegawa, S. Ishiyama, K. Kamijo, M. Shinkai, S. Owa, Nikon Corp. (Japan)
-

Pagination: Proceedings of SPIE follow an e-First publication model, with papers published first online and then in print and on CD-ROM. Papers are published as they are submitted and meet publication criteria. A unique, consistent, permanent citation identifier (CID) number is assigned to each article at the time of the first publication. Utilization of CIDs allows articles to be fully citable as soon they are published online, and connects the same identifier to all online, print, and electronic versions of the publication.

SPIE uses a six-digit CID article numbering system in which:

- The first four digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B ... 0Z, followed by 10-1Z, 20-2Z, etc.

The CID number appears on each page of the manuscript. The complete citation is used on the first page, and an abbreviated version on subsequent pages.

- 652007 **Integrating immersion lithography in 45-nm logic manufacturing** [6520-07]
M. Benndorf, NXP Semiconductors (France); S. Warrick, W. Conley, D. Cruau, Freescale Semiconductors, Inc. (France); D. DeSimone, K. Mestadi, V. Farys, ST Microelectronics (France); J.-W. Gemmink, NXP Semiconductors (France)
- 652008 **Performance of immersion lithography for 45-nm-node CMOS and ultra-high density SRAM with 0.25 μm^2** [6520-08]
S. Mimotogi, Toshiba Corp. (Japan); F. Uesawa, Sony Corp. (Japan); M. Tominaga, NEC Electronics Corp. (Japan); H. Fujise, K. Sho, Toshiba Corp. (Japan); M. Katsumata, H. Hane, A. Ikegami, Sony Corp. (Japan); S. Nagahara, NEC Electronics (Japan); T. Ema, M. Asano, H. Kanai, T. Kimura, M. Iwai, Toshiba Corp. (Japan)
- 652009 **Benefit of ArF immersion lithography in 55 nm logic device manufacturing** [6520-09]
T. Uchiyama, T. Tamura, K. Yoshimochi, NEC Electronics Corp. (Japan); P. Graupner, Carl Zeiss, Semiconductor Manufacturing Technology AG (Germany); H. Bakker, E. van Setten, ASML (Netherlands); K. Morisaki, ASML Japan (Japan)

SESSION 3 HYPER-NA AND POLARIZATION

- 65200A **Snell or Fresnel: the influence of material index on hyper-NA lithography (Invited Paper)** [6520-10]
B. Smith, J. Zhou, Rochester Institute of Technology (USA)
- 65200B **Hyper NA polarized imaging of 45-nm DRAM** [6520-11]
C.-M. Lim, S. Park, Y.-S. Hyun, J.-S. Kim, T.-S. Eom, J.-T. Park, S.-C. Moon, J.-W. Kim, Hynix Semiconductor Inc. (South Korea)
- 65200C **Pushing the boundary: low-k1 extension by polarized illumination** [6520-12]
E. van Setten, W. de Boeij, B. Hepp, N. le Masson, G. Swinkels, M. van de Kerkhof, ASML Netherlands B.V. (Netherlands)
- 65200D **Modeling polarization for hyper-NA lithography tools and masks** [6520-13]
K. Lai, IBM SRDC (USA); A. E. Rosenbluth, IBM T. J. Watson Research Ctr. (USA); G. Han, J. Tirapu-Azpiroz, J. Meiring, IBM SRDC (USA); A. Goehnermeier, B. Kneer, M. Totzeck, Carl Zeiss SMT, AG (Germany); L. de Winter, W. de Boeij, M. van de Kerkhof, ASML Netherlands B.V. (Netherlands)
- 65200E **Polarization-dependent proximity effects** [6520-14]
J. K. Tyminski, Nikon Precision Inc. (USA); T. Matsuyama, T. Nakashima, Nikon Corp. (Japan); T. Schmoeller, Synopsys Inc. (Germany); J. Lewellen, Synopsys Inc. (USA)
- 65200F **The impact of projection lens polarization properties on lithographic process at hyper-NA** [6520-15]
B. Geh, Carl Zeiss SMT AG (Germany) and ASML US, Inc. (USA); J. Rouff, J. Zimmermann, P. Gräupner, M. Totzeck, M. Mengel, U. Hempelmann, Carl Zeiss SMT AG (Germany); E. Schmitt-Weaver, ASML US, Inc. (USA)

SESSION 4 DOUBLE PATTERNING TECHNOLOGY

- 65200G **Pitch doubling through dual-patterning lithography challenges in integration and litho budgets [6520-16]**
M. Dusa, ASML US Inc. (USA); J. Quaedackers, O. F. A. Larsen, J. Meessen, E. van der Heijden, G. Dicker, O. Wismans, P. de Haas, K. van Ingen Schenau, J. Finders, B. Vleeming, ASML Netherlands B.V. (Netherlands); G. Storms, P. Jaenen, S. Cheng, M. Maenhoudt, IMEC (Belgium)
- 65200H **Issues and challenges of double patterning lithography in DRAM [6520-17]**
S.-M. Kim, S.-Y. Koo, J.-S. Choi, Y.-S. Hwang, J.-W. Park, E.-K. Kang, C.-M. Lim, S.-C. Moon, J.-W. Kim, Hynix Semiconductor Inc. (South Korea)
- 65200I **Manufacturability issues with double patterning for 50-nm half-pitch single damascene applications using RELACS shrink and corresponding OPC [6520-18]**
M. Op de Beeck, J. Versluijs, V. Wiaux, T. Vandeweyer, I. Ciofi, H. Struyf, D. Hendrickx, J. Van Olmen, IMEC (Belgium)
- 65200J **The modeling of double patterning lithographic processes [6520-19]**
S. A. Robertson, T. Graves, M. D. Smith, J. J. Biafore, KLA-Tencor Corp. (USA)
- 65200K **Dark field double dipole lithography (DDL) for back-end-of-line processes [6520-97]**
M. Burkhardt, S. Burns, IBM Research (USA); D. Dunn, IBM SRDC (USA); T. A. Brunner, IBM Research (USA); S. D. Hsu, J. Park, ASML MaskTools Inc. (USA)

SESSION 5 OPTIMIZATION, CONTROL, AND PERFORMANCE

- 65200L **Evaluating the performance of a 193-nm hyper-NA immersion scanner using scatterometry [6520-21]**
O. Kritsun, B. La Fontaine, R. Sandberg, A. Acheta, H. J. Levinson, K. Lensing, Advanced Micro Devices, Inc. (USA); M. Dusa, J. Hauschild, A. Pici, ASML MaskTools Inc. (USA); C. Saravanan, K. Primak, R. Korlahalli, S. Nirmalagandhi, Nanometrics Inc. (USA)
- 65200M **Distinguishing dose, focus, and blur for lithography characterization and control [6520-22]**
C. P. Ausschnitt, T. A. Brunner, IBM Semiconductor Research and Development Ctr. (USA)
- 65200N **Patterning control budgets for the 32-nm generation incorporating lithography, design, and RET variations [6520-23]**
K. Lucas, Synopsys, Inc. (USA); C. Cork, Synopsys SARL (France); J. Cobb, Synopsys, Inc. (USA); B. Ward, Synopsys, Inc. (USA) and IMEC (Belgium); M. Drapeau, Synopsys, Inc. (Canada); C. Zhang, Synopsys, Inc. (USA); J. Allgair, International SEMATECH (USA); M. Kling, M. Rieger, Synopsys, Inc. (USA)
- 65200O **Control of polarization and apodization with film materials on photomasks and pellicles for high NA imaging performance [6520-24]**
W.-H. Cheng, J. Farnsworth, Intel Corp. (USA)
- 65200P **Global optimization of masks, including film stack design to restore TM contrast in high NA TCCs [6520-25]**
A. E. Rosenbluth, D. Melville, IBM T.J. Watson Research Ctr. (USA); K. Tian, K. Lai, N. Seong, IBM Semiconductor Research and Development Ctr. (USA); D. Pfeiffer, M. Colburn, IBM T.J. Watson Research Ctr. (USA)

- 65200Q **A solution for exposure tool optimization at the 65-nm node and beyond** [6520-26]
D. Itai, Canon Inc. (Japan)

SESSION 6 OPC AND ADVANCED MODELING I

- 65200R **Fast and accurate 3D mask model for full-chip OPC and verification** [6520-27]
P. Liu, Y. Cao, L. Chen, G. Chen, M. Feng, J. Jiang, H. Liu, Brion Technologies, Inc. (USA);
S. Suh, S.-W. Lee, S. Lee, Samsung Electronics, Co. LTD (South Korea)
- 65200S **Process window and interlayer aware OPC for the 32-nm node** [6520-28]
M. Terry, G. Zhang, G. Lu, S. Chang, T. Aton, R. Soper, M. Mason, S. Best, B. Dostalik, Texas
Instruments Inc. (USA); S. Hunsche, J. W. Li, R. Zhou, M. Feng, J. Burdorf, Brion Technologies
(USA)
- 65200T **OPC in memory-device patterns using boundary layer model for 3-dimensional mask
topographic effect** [6520-29]
Y.-C. Kim, I. Kim, J. Park, S. Kim, S. Suh, Y. Cheon, S. Lee, J. Lee, C.-J. Kang, J. Moon,
Samsung Electronics Co., Ltd. (South Korea); J. Cobb, S. Lee, Synopsys, Inc. (USA)
- 65200U **Generalized inverse lithography methods for phase-shifting mask design** [6520-30]
X. Ma, G. R. Arce, Univ. of Delaware (USA)
- 65200V **Visualizing the impact of the illumination distribution upon imaging, and applying the
insights gained** [6520-118]
S. D. Slonaker, Nikon Precision Inc. (USA)

SESSION 7 IMAGE QUALITY AND CHARACTERIZATION

- 65200X **Sources and scaling laws for LER and LWR** [6520-33]
T. Sandstrom, C. Rydberg, Micronic Laser Systems AB (Sweden)
- 65200Y **Polarization aberration analysis using Pauli-Zernike representation** [6520-34]
N. Yamamoto, Spansion Japan Ltd. (Japan); J. Kye, H. J. Levinson, Advanced Micro
Devices, Inc. (USA)
- 65200Z **Best focus determination: bridging the gap between optical and physical topography**
[6520-36]
F. Kahlenberg, R. Seltmann, AMD Fab 36 LLC & Co. KG (Germany); B. M. La Fontaine, AMD
Strategic Lithography Technology (USA); R. Wirtz, AMD Saxony LLC & Co. KG (Germany);
A. Kisteman, R. N. M. Vanneer, M. Pieters, ASML Netherlands B.V. (Netherlands)
- 652011 **Study of iso-dense bias (IDB) sensitivity to laser spectral shape at the 45nm node** [6520-138]
K. Yoshimochi, T. Uchiyama, T. Tamura, NEC Electronics Corp. (Japan); T. Theeuwes,
R. Peeters, H. van der Laan, H. Bakker, ASML Netherlands B.V. (Netherlands); K. Morisaki,
ASML Japan Co., Ltd. (Japan); T. Oga, Cymer Japan, Inc. (Japan)

SESSION 8 CHALLENGES FOR WATER IMMERSION

- 652012 **Immersion defect reduction: II. The formation mechanism and reduction of patterned defects** [6520-38]
L.-H. Shiu, F.-J. Liang, H. Chang, C.-K. Chen, L.-J. Chen, T.-S. Gau, B. J. Lin, Taiwan Semiconductor Manufacturing Co., Ltd. (Taiwan)
- 652013 **Optical error sensitivities of immersion lithography** [6520-39]
Z. G. Chen, K. Lai, K. Racette, IBM Microelectronics (USA)
- 652014 **Contamination and particle control system in immersion exposure tool** [6520-40]
M. Kobayashi, H. Nakano, M. Arakawa, M. Tanabe, K. Toyoda, T. Chibana, Y. Matsuoka, Y. Kawasaki, Canon Inc. (Japan)
- 652015 **Extending immersion lithography to the 32-nm node** [6520-41]
S. Warrick, W. Conley, Freescale Semiconductor (France); V. Farys, ST Microelectronics (France); M. Benndorf, J.-W. Gemmink, NXP Semiconductors (France); Y. Trouiller, ST Microelectronics (France); J. Belledent, NXP Semiconductors (France); D. Jovanovic, Freescale Semiconductor (France); P. Gouraud, ST Microelectronics (France)
- 652016 **Immersion defectivity study with volume production immersion lithography tool** [6520-42]
K. Nakano, H. Kato, T. Fujiwara, K. Shiraishi, Y. Iriuchijima, S. Owa, Nikon Corp. (Japan); I. Malik, S. Woodman, P. Terala, C. Pelissier, H. Zhang, KLA-Tencor Corp. (USA)

SESSION 9 COMPUTATIONAL LITHOGRAPHY: JOINT SESSION WITH CONFERENCE 6521

- 652017 **Lossless compression algorithm for hierarchical IC layout data** [6520-43]
A. Gu, A. Zakhor, Univ. of California, Berkeley (USA)
- 652018 **Advances in compute hardware platforms for computational lithography** [6520-44]
T. Kingsley, J. Sturtevant, Mentor Graphics Corp. (USA); S. McPherson, M. Sexton, Mercury Computer Corp., Inc. (USA)
- 652019 **SEM image contouring for OPC model calibration and verification** [6520-167]
C. Tabery, Advanced Micro Devices, Inc. (USA); H. Morokuma, R. Matsuoka, Hitachi High-Technologies Corp. (Japan); L. Page, Hitachi High Technologies America, Inc. (USA); G. E. Bailey, I. Kusnadi, T. Do, Mentor Graphics Corp. (USA)

SESSION 10 ADVANCED RESOLUTION ENHANCEMENT

- 65201A **Phase-shifted assist feature OPC for sub-45-nm node optical lithography** [6520-45]
G.-S. Yoon, H.-B. Kim, J.-W. Lee, S.-W. Choi, W.-S. Han, Samsung Electronics Co., Ltd. (South Korea)
- 65201B **The random contact hole solutions for future technology nodes** [6520-46]
A. Chen, ASML Taiwan Ltd. (Taiwan); S. Hansen, ASML US, Inc. (USA); M. Moers, ASML Netherlands B.V. (Netherlands); J. Shieh, ASML Taiwan Ltd. (Taiwan); A. Engelen, K. van Ingen Schenau, ASML Netherlands B.V. (Netherlands); S. Tseng, ASML Taiwan Ltd. (Taiwan)

- 65201C **Patterning with amorphous carbon spacer for expanding the resolution limit of current lithography tool** [6520-48]
 W.-Y. Jung, S.-M. Kim, C.-D. Kim, G.-H. Sim, S.-M. Jeon, S.-W. Park, B.-S. Lee, S.-K. Park, Hynix Semiconductor Inc. (South Korea); J.-S. Kim, L.-S. Heon, Lam Research Corp. (USA)
- 65201D **32-nm SOC printing with double patterning, regular design, and 1.2 NA immersion scanner** [6520-49]
 Y. Trouiller, LETI-CEA (France); V. Farys, STMicroelectronics (France); A. Borjon, J. Belledent, C. Couderc, Philips Semiconductors (France); F. Sundermann, J.-C. Urbani, STMicroelectronics (France); Y. Rody, Philips Semiconductors (France); C. Gardin, Freescale Semiconductor (France); J. Planchot, STMicroelectronics (France); W. Conley, Freescale Semiconductor (France); P.-J. Goirand, STMicroelectronics (France); S. Warrick, Freescale Semiconductor (France); F. Robert, G. Kerrien, F. Vautrin, STMicroelectronics (France); B. Wilkinson, M. Saied, E. Yesilada, P. Montgomery, Freescale Semiconductor (France); L. Le Cam, Philips Semiconductors (France); C. Martinelli, STMicroelectronics (France)
- 65201E **Ultra-low k_1 oxide contact hole formation and metal filling using resist contact hole pattern by double I&S formation method** [6520-50]
 H. Nakamura, M. Omura, S. Yamashita, Y. Taniguchi, J. Abe, S. Tanaka, S. Inoue, Toshiba Corp. (Japan)
- 65201F **RET application in 45-nm node and 32-nm node contact hole dry ArF lithography process development** [6520-47]
 X. Miao, X. Xu, Y. Chen, C. Ordonio, C. Bencher, C. Ngai, Applied Materials, Inc. (USA)

Part Two

SESSION 11 MASK EFFECT AND TECHNOLOGIES

- 65201H **Pupil plane analysis on AIMS 45-193i for advanced photomasks** [6520-52]
 Y. Morikawa, T. Sutou, K. Mesuda, T. Nagai, Y. Inazuki, T. Adachi, N. Toyama, H. Mohri, N. Hayashi, Dai Nippon Printing Co., Ltd. (Japan); U. Stroessner, R. Birkner, R. Richter, T. Scheruebl, Carl Zeiss SMS GmbH (Germany)
- 65201I **The impact of the mask stack and its optical parameters on the imaging performance** [6520-53]
 A. Erdmann, T. Führner, S. Seifert, S. Popp, P. Evanschitzky, Fraunhofer Institute of Integrated Systems and Device Technology (Germany)
- 65201J **Mask 3D effect on 45-nm imaging using attenuated PSM** [6520-54]
 K. Sato, M. Itoh, T. Sato, Toshiba Corp. (Japan)
- 65201K **Effects of reticle birefringence on 193-nm lithography** [6520-55]
 S. Light, I. Tsypa, Micron Technology, Inc. (USA); C. Petz, Univ. of Washington (USA); P. Baluswamy, B. Rolfsen, Micron Technology, Inc. (USA)

SESSION 12 IMMERSION ADVANCEMENTS BEYOND WATER

- 65201L **Early look into device level imaging with beyond water immersion** [6520-56]
W. Conley, S. Warrick, Freescale Semiconductor, Inc. (France); C. Garza, Freescale Semiconductor, Inc. (USA); P.-J. Goirand, ST Microelectronics (France); J.-W. Gemmink, NXP (France); D. Van Steenwinckel, NXP Research (Belgium)
- 65201M **Extending immersion lithography with high-index materials: results of a feasibility study** [6520-57]
H. Sewell, ASML US, Inc. (USA); J. Mulkens, ASML Netherlands B.V. (Netherlands); P. Graeupner, Zeiss SMT (Germany); D. McCafferty, L. Markoya, ASML US, Inc. (USA); S. Donders, ASML Netherlands B.V. (Netherlands); N. Samarakone, ASML US, Inc. (USA); R. Duesing, Zeiss SMT AG (Germany)
- 65201O **High-index immersion lithography with second-generation immersion fluids to enable numerical apertures of 1.55 for cost effective 32-nm half pitches** [6520-59]
R. H. French, DuPont Co. (USA); V. Liberman, MIT Lincoln Lab (USA); H. V. Tran, J. Feldman, D. J. Adelman, R. C. Wheland, W. Qiu, S. J. McLain, DuPont Co. (USA); O. Nagao, M. Kaku, DuPont K. K. (Japan); M. Mocella, M. K. Yang, M. F. Lemon, L. Brubaker, A. L. Shoe, B. Fones, B. E. Fischel, DuPont Co. (USA); K. Krohn, D. Hardy, MIT Lincoln Lab (USA); C. Y. Chen, DuPont-EKC (USA)
- 65201P **High-index fluoride materials for 193-nm immersion lithography** [6520-60]
T. Nawata, Y. Inui, I. Masada, E. Nishijima, T. Mabuchi, N. Mochizuki, Tokuyama Corp. (Japan); H. Satoh, T. Fukuda, Tohoku Univ. (Japan)
- 65201Q **Feasibility of 37-nm half-pitch with ArF high-index immersion lithography** [6520-61]
Y. Sekine, M. Kawashima, E. Sakamoto, K. Sakai, A. Yamada, T. Honda, Canon Inc. (Japan)

SESSION 13 OPC AND ADVANCED MODELING II

- 65201R **Application of full-chip optical proximity correction for sub-60-nm memory device in polarized illumination** [6520-62]
H.-S. Yune, Y.-B. Ahn, D. Lee, J. Moon, B.-H. Nam, D. Yim, Hynix Semiconductor Inc. (South Korea)
- 65201S **Utilization of optical proximity effects for resist image stitching** [6520-63]
Y. Fan, T. Castro, Intel Corp. (USA)
- 65201T **Methods for comparative extraction of OPC response** [6520-64]
T. E. Zavecz, TEA Systems (USA)
- 65201U **ACLV driven double-patterning decomposition with extensively added printing assist features (PrAFs)** [6520-65]
J. E. Meiring, IBM SRDC (USA); H. Haffner, Infineon Technologies NA Corp. (USA); C. Fonseca, S. D. Halle, S. M. Mansfield, IBM SRDC (USA)
- 65201V **A discussion of the regression of physical parameters for photolithographic process models** [6520-66]
L. S. Melvin III, K. D. Lucas, Synopsys, Inc. (USA)

SESSION 14 ADVANCED EXPOSURE SYSTEMS AND COMPONENTS I

- 65201W **Latest results from the hyper-NA immersion scanners S609B and S610C** [6520-67]
J. Ishikawa, T. Fujiwara, K. Shiraishi, Y. Ishii, M. Nei, Nikon Corp. (Japan)
- 65201X **Immersion exposure tool for the 45-nm HP mass production** [6520-68]
H. Kubo, H. Hata, F. Sakai, N. Deguchi, T. Iwanaga, T. Ebihara, Canon Inc. (Japan)
- 65201Y **Performance of a 1.35NA ArF immersion lithography system for 40-nm applications** [6520-69]
J. de Klerk, C. Wagner, R. Droste, L. Levasier, L. Jorritsma, E. van Setten, H. Kattouw, J. Jacobs, ASML Netherlands B.V. (Netherlands); T. Heil, Carl Zeiss SMT AG (Germany)
- 65201Z **Exposure and compositional factors that influence polarization induced birefringence in silica glass** [6520-70]
D. C. Allan, M. Mlejnek, U. Neukirch, C. M. Smith, F. M. Smith, Corning Inc. (USA)
- 652020 **XLR 500i: recirculating ring ArF light source for immersion lithography** [6520-71]
D. W. Brown, P. O'Keeffe, V. B. Fleurov, R. Rokitski, R. Bergstedt, I. V. Fomenkov, K. O'Brien, N. R. Farrar, W. N. Partlo, Cymer Inc. (USA)

SESSION 15 ADVANCED EXPOSURE SYSTEMS AND COMPONENTS II

- 652021 **Catadioptric projection lens for 1.3 NA scanner** [6520-72]
T. Matsuyama, Y. Ohmura, Y. Fujishima, T. Koyama, Nikon Corp. (Japan)
- 652022 **New projection optics and aberration control system for the 45-nm node** [6520-73]
T. Yoshihara, B. Takeshita, A. Shigenobu, Y. Hasegawa, Y. Ohsaki, K. Mishima, S. Miura, Canon Inc. (Japan)
- 652023 **Integration of a new alignment sensor for advanced technology nodes** [6520-74]
P. Hinnen, ASML Netherlands B.V. (Netherlands); J. Depre, S. Tanaka, ASML Japan Co., Ltd. (Japan); S.-Y. Lim, O. Briosi, M. Shahrjerdy, ASML Netherlands B.V. (Netherlands); K. Ishigo, T. Kono, T. Higashiki, Toshiba Corp. (Japan)
- 652024 **Ultra line narrowed injection lock laser light source for higher NA ArF immersion lithography tool** [6520-75]
T. Suzuki, Komatsu Ltd. (Japan); K. Kakizaki, Ushio Inc. (Japan); T. Matsunaga, Komatsu Ltd. (Japan); S. Tanaka, Ushio Inc. (Japan); Y. Kawasaji, Komatsu Ltd. (Japan); M. Shimbori, M. Yoshino, Ushio Inc. (Japan); T. Kumazaki, H. Umeda, Komatsu Ltd. (Japan); H. Nagano, Ushio Inc. (Japan); S. Nagai, Komatsu Ltd. (Japan); Y. Sasaki, Ushio Inc. (Japan); H. Mizoguchi, Gigaphoton Inc. (Japan)
- 652025 **Demonstration of sub-45-nm features using azimuthal polarization on a 1.30NA immersion microstepper** [6520-77]
E. C. Piscani, SEMATECH, Inc. (USA); S. Palmer, Texas Instruments (USA) and SEMATECH, Inc. (USA); C. Van Peski, SEMATECH, Inc. (USA)

POSTER SESSION: DEVELOPMENTS IN RET

- 652026 **Optical performance enhancement technique for 45-nm-node with binary mask** [6520-78]
J.-S. Jung, H.-B. Kim, J.-W. Lee, S.-W. Choi, W.-S. Han, Samsung Electronics Co., Ltd. (South Korea)
- 652027 **Size tolerance of sub-resolution assist features for sub-50-nm node device** [6520-79]
B.-S. Kim, S.-H. Lee, H.-J. Shin, N.-I. Lee, Samsung Electronics Co., Ltd. (South Korea)
- 652028 **A method for generating assist-features in full-chip scale and its application to contact layers of sub-70-nm DRAM devices** [6520-80]
D.-W. Park, S. Kim, C. Hwang, S. Lee, H.-K. Cho, J.-T. Moon, Samsung Electronics Co., Ltd. (South Korea)
- 652029 **Process window optimization of CPL mask for beyond 45-nm lithography** [6520-82]
S. Y. Tan, Q. Lin, Chartered Semiconductor Manufacturing Ltd. (Singapore); C. J. Tay, C. Quan, National Univ. of Singapore (Singapore)
- 65202A **SRAF placement and sizing using inverse lithography technology** [6520-83]
T. Lin, Luminescent Technologies, Inc. (USA); F. Robert, A. Borjon, Crolles II Alliance (France); G. Russell, Luminescent Technologies, Inc. (USA); C. Martinelli, Crolles II Alliance (France); A. Moore, Luminescent Technologies, Inc. (USA); Y. Rody, Crolles II Alliance (France)
- 65202B **Optimal SRAF placement for process window enhancement in 65-nm/45-nm technology** [6520-84]
C. Sarma, K. Herold, Infineon Technologies NA (USA); C. Noelscher, Qimonda Dresden GmbH & Co OHG (Germany); P. Schroeder, Infineon Technologies NA (USA)
- 65202C **Intensity weighed focus drilling exposure for maximizing process window of sub-100-nm contact by simulation** [6520-85]
S. Jung, T.-C. Yang, T.-H. Yang, K.-C. Chen, C.-Y. Lu, Macronix International Co., Ltd. (Taiwan)
- 65202D **Process margin improvement using custom transmission EAPSM reticles** [6520-86]
J. Buntin, S. Agarwal, B. Rolfsen, R. Housley, B. Baggenstoss, E. Byers, Micron Technology Inc. (USA); C. Progler, Photronics, Inc. (USA)
- 65202E **Verification of high-transmittance PSM with polarization at 193-nm high-NA system** [6520-88]
C. F. Chiu, C. L. Chen, J. W. Lee, W. B. Wu, C. L. Shih, F. Y. Chen, J. P. Lin, NANYA Technology Corp. (Taiwan)

POSTER SESSION: DOUBLE PATTERNING AND EXPOSURE TECHNOLOGY

- 65202F **A litho-only approach to double patterning** [6520-20]
A. Vanleenhove, D. Van Steenwinckel, NXP Semiconductors (Belgium)
- 65202H **A study of double exposure process design with balanced performance parameters for line/space applications** [6520-90]
J. Zhu, Shanghai IC R&D Ctr. (China); P. Wu, Q. Wu, H. Ding, X. Li, C. Sun, NEC Electronics Co., Ltd. (China)

- 65202I **The improvement of photolithographic fidelity of two-dimensional structures through double exposure method** [6520-91]
 Q. Wenren, H. Ding, X. Li, C. Sun, Shanghai Huahong NEC Electronics Co., Ltd. (China);
 J. Zhu, Shanghai Integrated Circuit Research and Development Ctr. (China); Q. Wu,
 Shanghai Huahong NEC Electronics Co., Ltd. (China)
- 65202J **Double patterning with multilayer hard mask shrinkage for sub-0.25 k1 lithography**
 [6520-92]
 H. J. Liu, W. H. Hsieh, C. H. Yeh, J. S. Wu, H. W. Chan, W. B. Wu, F. Y. Chen, T. Y. Huang,
 C. L. Shih, J. P. Lin, Nanya Technology Corp. (Taiwan)
- 65202K **Sub-k1 = 0.25 lithography with double patterning technique for 45-nm technology node flash memory devices at $\lambda = 193\text{nm}$** [6520-93]
 G. Capetti, P. Cantù, E. Galassini, A. Vaglio Pret, C. Turco, A. Vaccaro, P. Rigolli,
 F. D'Angelo, G. Cotti, STMicroelectronics (Italy)
- 65202L **Quantum state control interference lithography and trim double patterning for 32-16 nm lithography** [6520-94]
 R. D. Frankel, B. W. Smith, A. Estroff, Rochester Institute of Technology (USA)
- 65202M **Double exposure using 193-nm negative tone photoresist** [6520-95]
 R. Kim, T. Wallow, J. Kye, H. J. Levinson, Advanced Micro Devices, Inc. (USA); D. White, TOK America, Inc. (USA)
- 65202N **Feasibility study of splitting pitch technology on 45-nm contact patterning with 0.93 NA**
 [6520-96]
 Y. F. Cheng, Y. L. Chou, T. C. Tseng, B. Y. Hsueh, C. H. Yang, United Microelectronics Corp. (Taiwan)
- 65202O **A study of process window capabilities for two-dimensional structures under double exposure condition** [6520-98]
 Q. Wu, P. Wu, Shanghai Huahong NEC Electronics Co., Ltd. (China); J. Zhu, Shanghai Integrated Circuit Research and Development Ctr. (China); H. Ding, X. Li, C. Sun, C. Peng, Shanghai Huahong NEC Electronics Co., Ltd. (China)
- 65202P **New double exposure technique without alternating phase-shift mask** [6520-99]
 T. Yamamoto, T. Yao, H. Futatsuya, T. Chijimatsu, S. Asai, Fujitsu Ltd. (Japan)
- 65202Q **ILT for double exposure lithography with conventional and novel materials** [6520-100]
 A. Poonawala, Univ. of California/Santa Cruz (USA); Y. Borodovsky, Intel Corp. (USA);
 P. Milanfar, Univ. of California/Santa Cruz (USA)

POSTER SESSION: EXPOSURE TOOLS, SUBSYSTEMS, AND MATERIALS

- 65202R **Development and characterization of a 300-mm dual-side alignment stepper** [6520-101]
 W. W. Flack, E. M. True, R. Hsieh, D. Fuchs, R. Ellis, Ultratech, Inc. (USA)
- 65202T **Flare effect of different shape of illumination apertures in 193-nm optical lithography system** [6520-103]
 Y.-J. Yun, J. Kim, K. Kim, Dongbu Electronics Co., Ltd. (South Korea)

- 65202U **Silicon verification of flare model and application to real chip for long range proximity correction** [6520-104]
D. Zhang, B. I. Choi, F. Y. Mei, S. T. Mulia, J. Y. Hsieh, Chartered Semiconductor Manufacturing Ltd. (Singapore); J. Word, Mentor Graphics Corp. (USA); Y. Yudhistira, Chartered Semiconductor Manufacturing Ltd. (Singapore)
- 65202V **Thermal aberration control for low-k1 lithography** [6520-105]
Y. Uehara, T. Matsuyama, T. Nakashima, Y. Ohmura, T. Ogata, K. Suzuki, N. Tokuda, Nikon Corp. (Japan)
- 65202W **Quasi-telecentricity: the effects of unbalanced multipole illumination** [6520-106]
S. P. Renwick, Nikon Precision, Inc. (USA)
- 65202X **Novel high-throughput micro-optical beam shapers reduce the complexity of macro-optics in hyper-NA illumination systems** [6520-107]
T. Bizjak, T. Mitra, L. Aschke, LIMO Lissotschenko Mikrooptik GmbH (Germany)

Part Three

- 65202Z **A solid-state 193-nm laser with high spatial coherence for sub-40-nm interferometric immersion lithography** [6520-109]
A. J. Merriam, Actinix (USA); D. S. Bethune, J. A. Hoffnagle, W. D. Hinsberg, C. M. Jefferson, IBM Almaden Research Ctr. (USA); J. J. Jacob, Actinix (USA); T. Litvin, Kimokeo, Inc. (USA)
- 652030 **Investigations regarding the prevention of depolarization of ArF excimer laser irradiation by CaF₂ laser optics** [6520-110]
U. Natura, D. Keutel, M. Letz, L. Parthier, K. Knapp, SCHOTT AG (Germany)
- 652031 **Reliable high-power injection locked 6kHz 60W laser for ArF immersion lithography** [6520-111]
H. Watanabe, S. Komae, Gigaphoton Inc. (Japan); S. Tanaka, Ushio Inc. (Japan); R. Nohdomi, T. Yamazaki, H. Nakarai, J. Fujimoto, Gigaphoton Inc. (Japan); T. Matsunaga, Komatsu Ltd. (Japan); T. Saito, Gigaphoton inc. (Japan); K. Kakizaki, Ushio Inc. (Japan); H. Mizoguchi, Gigaphoton Inc. (Japan)
- 652032 **Increased availability of lithography light sources using advanced gas management** [6520-112]
W. J. Dunstan, R. Jacques, K. O'Brien, A. Ratnam, Cymer, Inc. (USA)
- 652033 **A study of overlay mark robustness and enhanced alignment techniques for alignment improvement on metal layers of sub-100-nm technology** [6520-114]
K. Dubey, T. Nakamura, Canon Singapore Pte., Ltd. (Singapore); H. Tanaka, N. Hayashi, S. Egashira, K. Mishima, T. Mase, T. Takeuchi, A. Honda, T. Kakizaki, Canon Inc. (Japan)
- 652034 **The optimization of zero-spaced microlenses for 2.2um pixel CMOS image sensor** [6520-115]
H. Nam, J. L. Park, J. S. Choi, J. G. Lee, MagnaChip Semiconductor Inc. (South Korea)

- 652035 **Laser durability studies of high index immersion fluids: fluid degradation and optics contamination effects** [6520-197]
V. Liberman, M. Rothschild, S. T. Palmacci, Lincoln Lab., Massachusetts Institute of Technology (USA); P. A. Zimmerman, A. Grenville, Intel Corp./International SEMATECH (USA)

POSTER SESSION: ILLUMINATION OPTIMIZATION AND CONTROL

- 652036 **Illumination optimization with actual information of exposure tool and resist process** [6520-116]
K. Tsujita, K. Mikami, R. Naka, N. Baba, T. Ono, A. Suzuki, Canon Inc. (Japan)
- 652037 **Impact of illumination performance on hyper-NA imaging for 45-nm node** [6520-117]
K.I. Mori, A. Yamada, T. Shiozawa, K. Takahashi, Canon Inc. (Japan)
- 652038 **Optimal solutions for the illuminator and final lens pupil coupled distributions beyond the axial symmetry** [6520-120]
I. Ivonin, T. Sandstrom, Micronic Laser Systems AB (Sweden)
- 652039 **Sensitivity of hyper-NA immersion lithography to illuminator imperfections** [6520-122]
W. Gao, SYNOPSYS, Inc. (Germany); L. De Winter, ASML Netherlands B.V. (Netherlands)

POSTER SESSION: IMAGE AND PROCESS MODELING

- 65203A **The calibration of process window model for 55-nm node** [6520-123]
T. H. Wu, S. Y. Huang, C. W. Huang, P. R. Tsai, C. H. Yang, United Microelectronics Corp. (Taiwan); I. Y.-J. Su, Synopsys, Inc. (Taiwan); B. Falch, Synopsys, Inc. (USA)
- 65203B **SEM based data extraction for model calibration** [6520-124]
M. Al-Imam, H. Y. Liao, J. Schacht, G. E. Bailey, Mentor Graphics Corp. (USA); T. H. Wu, C. W. Huang, S. Y. Huang, P. R. Tsai, C. H. Yang, United Microelectronics Corp. (Taiwan)
- 65203C **Distributed model calibration using Levenberg-Marquardt algorithm** [6520-125]
M. Lu, L. Zhu, Grace Semiconductor Manufacturing Corp. (China); L. Ling, G. Zhang, Anchor Semiconductor Inc. (China); W. Chan, X. Zhou, Anchor Semiconductor Inc. (USA)
- 65203D **Analytical approach to high-NA images** [6520-126]
S.-K. Kim, Catholic Univ. of Korea (South Korea) and Hanyang Univ. (South Korea)
- 65203E **Modeling and performance metrics for longitudinal chromatic aberrations, focus-drilling, and Z-noise: exploring excimer laser pulse-spectra** [6520-127]
M. Smith, KLA-Tencor Corp. (USA); J. Bendik, Dynamic Intelligence Inc. (USA); I. Lalovic, N. Farrar, Cymer, Inc. (USA); W. Howard, C. Sallee, KLA-Tencor Corp. (USA)
- 65203F **Dr.LiTHO: a development and research lithography simulator** [6520-131]
T. Fühner, T. Schnattinger, G. Ardelean, A. Erdmann, Fraunhofer Institute of Integrated Systems and Device Technology (Germany)
- 65203G **Lithographic characterization of evanescent-wave imaging systems** [6520-132]
T. Graves, M. D. Smith, S. A. Robertson, KLA-Tencor Corp. (USA)

- 65203I **Heuristics for truncating the number of optical kernels in Hopkins image calculations for model-based OPC treatment** [6520-134]
C. Zuniga, E. Tejnil, ASML Mask Tools Inc. (USA)

POSTER SESSION: IMAGE QUALITY AND CHARACTERIZATION

- 65203J **Topography induced defocus with a scanning exposure system** [6520-136]
B. R. Liegl, IBM Microelectronics (USA); N. Felix, Cornell Univ. (USA); C. Brodsky, D. Dobuzinsky, IBM Microelectronics (USA)
- 65203K **Precise measurement of process bias and its relation to MEEF** [6520-139]
T. E. Zavecz, TEA Systems Corp. (USA)
- 65203L **Assessment of trade-off between resist resolution and sensitivity for optimization of hyper-NA immersion lithography** [6520-140]
Y. Kishikawa, M. Kawashima, A. Ohkubo, Y. Iwasaki, S. Takeuchi, M. Yoshii, T. Honda, Canon Inc. (Japan)
- 65203M **Understanding the impact of rigorous mask effects in the presence of empirical process models used in optical proximity correction (OPC)** [6520-141]
M. C. Lam, K. Adam, Mentor Graphics Corp. (USA)
- 65203N **Transistor-based electrical test structures for lithography and process characterization** [6520-142]
W. J. Poppe, J. Holwill, L.-T. Pang, P. Friedberg, Q. Liu, L. Alarcon, A. Neureuther, Univ. of California/Berkeley (USA)
- 65203O **Use of starburst patterns in optical lithography** [6520-143]
M. Burkhardt, IBM Research (USA); C. Tabery, Advanced Micro Devices Corp. (USA)
- 65203P **Challenging to meet 1-nm iso-dense bias (IDB) by controlling laser spectrum** [6520-144]
T. Oga, Cymer, Inc. (Japan); T. Yamamoto, T. Yao, S. Asai, Fujitsu Limited (Japan); T. Kudo, T. Toki, Nikon Corp. (Japan)
- 65203Q **Impact of mask error on OPC for 45-nm node** [6520-145]
O. Park, Infineon Technologies NA (USA)
- 65203R **Taking image quality factor into the OPC model tuning flow** [6520-147]
C.-H. Wang, Q. Liu, Semiconductor Manufacturing International Corp. (China); L. Zhang, Mentor Graphics Corp. (China)
- 65203S **Effects of laser bandwidth on iso-dense bias and line-end shortening at sub-micron process nodes** [6520-148]
R. C. Peng, A. K. Yang, L. J. Chen, Y. W. Guo, H. H. Liu, J. Lin, TSMC Corp. (Taiwan); A. Chang, Cymer, Inc. (Taiwan)
- 65203T **On the quality of measured optical aberration coefficients using phase wheel monitor** [6520-149]
L. V. Zavyalova, A. R. Robinson, A. Bourov, N. V. Lafferty, B. W. Smith, Rochester Institute of Technology (USA)

- 65203U **A comparative study for mask defect tolerance on phase and transmission for dry and immersion 193-nm lithography** [6520-150]
M. L. Ling, National Univ. of Singapore (Singapore); G. S. Chua, Chartered Semiconductor Manufacturing Ltd. (Singapore); C. J. Tay, C. Quan, National Univ. of Singapore (Singapore); Q. Lin, Chartered Semiconductor Manufacturing Ltd. (Singapore)
- 65203V **The causes of horizontal-vertical (H-V) bias in optical lithography: dipole source errors** [6520-151]
J. J. Biafore, KLA-Tencor Corp. (USA); C. A. Mack, Lithoguru.com (USA); S. A. Robertson, M. D. Smith, S. Kapasi, KLA-Tencor Corp. (USA)

POSTER SESSION: OPC AND IMPLEMENTATION

- 65203W **OPC-free on-grid fine random hole pattern formation utilizing double resist patterning with double RETs** [6520-153]
S. Nakao, S. Maejima, T. Yamamoto, Y. Ono, J. Sakai, A. Yamaguchi, A. Imai, T. Hanawa, K. Sukoh, Renesas Technology Corp. (Japan)
- 65203X **Virtual OPC at hyper NA lithography** [6520-155]
S. Lee, S.-W. Kim, Y.-J. Chun, S.-S. Suh, Y.-K. Jang, S.-J. Lee, S.-W. Choi, W.-S. Han, Samsung Electronics Co., Ltd. (South Korea)
- 65203Y **Mask-friendly OPC for a reduced mask cost and writing time** [6520-156]
A. Yehia, Mentor Graphics Corp. (USA)
- 65203Z **Methods and factors to optimize OPC run-time** [6520-157]
A. D. Dave, C. P. Babcock, S. N. McGowan, Y. Zou, Advanced Micro Devices, Inc. (USA)
- 652040 **Golden curve method for OPC signature stability control in high MEEF applications** [6520-158]
K. Geidel, Advanced Mask Technology Ctr. GmbH and Co. KG (Germany); T. Franke, Qimonda AG (Germany); S. Roling, AMD Fab 36 LLC and Co. KG (Germany); P. Buck, Toppan Photomasks, Inc. (USA); M. Sczryba, Advanced Mask Technology Ctr. GmbH and Co. KG (Germany); E. Mittermeier, Qimonda AG (Germany); R. Cinque, Advanced Mask Technology Ctr. GmbH and Co. KG (Germany)
- 652041 **Mask enhancement using an evanescent wave effect (Best Student Paper Award)** [6520-159]
N. V. Lafferty, J. Zhou, B. W. Smith, Rochester Institute of Technology (USA)
- 652042 **The gate CD uniformity improvement by the layout retarget with refer to the litho process** [6520-160]
N.-Y. Chung, Y.-J. Yoon, S.-H. Lee, S.-I. Kim, S.-R. Ha, S.-Y. Lee, Samsung Electronics Co., Ltd. (South Korea)
- 652043 **Toward standard process models for OPC** [6520-161]
Y. Granik, D. Medvedev, N. Cobb, Mentor Graphics Corp. (USA)
- 652044 **Modular process modeling for OPC** [6520-162]
M. C. Keck, C. Bodendorf, T. Schmidling, Qimonda AG (Germany); R. Schlieff, Qimonda NA (USA); R. Wildfeuer, S. Zumpe, Qimonda GmbH and Co. OHG (Germany); M. Niehoff, Mentor Graphics Corp. (Germany)

- 652045 **Fast predictive post-OPC contact/via printability metric and validation** [6520-163]
P. Yu, D. Z. Pan, The Univ. of Texas at Austin (USA)
- 652046 **Analysis of pattern density on process proximity compensation** [6520-165]
S. Jung, F. Lo, T.-C. Yang, T.-H. Yang, K.-C. Chen, C.-Y. Lu, Macronix International Co., Ltd. (Taiwan)
- 652047 **Advanced new OPC method to improve OPC accuracy for sub-90-nm technology**
[6520-166]
J. Choi, J. Kang, Y. Shim, K. Yun, J. Hong, Y. Lee, K. Kim, Dongbu Electronics Co., Ltd. (South Korea)
- 652048 **Improving the model robustness for OPC by extracting relevant test patterns for calibration**
[6520-168]
M.-G. Jeong, S.-H. Lee, J.-E. Jung, C. Hyon, I. Choi, Y.-S. Kang, Y. Park, Samsung Electronics Co., Ltd. (South Korea)
- 65204A **Rapid search of the optimum placement of assist feature to improve the aerial image gradient in iso-line structure** [6520-170]
J. Li, Q. Yan, L. S. Melvin III, Synopsys, Inc. (USA)
- 65204C **A feasible model-based OPC algorithm using Jacobian matrix of intensity distribution functions** [6520-172]
Y. Chen, Zhejiang Univ. (China); K. Wu, Anchor Semiconductor, Inc. (USA); Z. Shi, X. Yan, Zhejiang Univ. (China)
- 65204D **Geometrical description of the microloading effect in silicon trench structures** [6520-173]
I. Titarenko, E. Altshuler, R. Twieg, Tower Semiconductors, Ltd. (Israel)
- 65204E **Investigation of DFM-lite ORC approach during OPC simulation** [6520-174]
C. T. Lim, K. Peter, V. Temchenko, D. Wallis, D. Kaiser, I. Meusel, S. Schmidt, Infineon Technologies Dresden GmbH and Co. OHG (Germany); M. Niehoff, Mentor Graphics Corp. (Germany)
- 65204F **Comparing traditional OPC to field-based OPC for 45-nm node production** [6520-175]
R. Farnbach, J. Tuttle, M. St. John, R. Brown, D. Gerold, K. Lucas, R. Lugg, J. Shiely, M. Rieger, Synopsys, Inc. (USA)

POSTER SESSION: OPTIMIZATION, CONTROL, AND PERFORMANCE

- 65204G **Studying the 3D mask effect on CD variation for 65-nm and beyond** [6520-176]
C.-Y. Hung, Chartered Semiconductor Manufacturing (Singapore); Y. Gong, Jade Semiconductor, Ltd. (China)
- 65204H **CDU minimization at the 45-nm node and beyond: optical, resist, and process contributions to CD control** [6520-177]
S. Scheer, M. Carcasi, Tokyo Electron America, Inc. (USA); T. Shibata, T. Otsuka, Tokyo Electron Kyushu Ltd. (Japan)
- 65204I **ACLV performance dry vs. immersion on 45-nm ground rules** [6520-179]
U. P. Schroeder, Infineon Technologies NA (USA); C.-C. Yap, Chartered Semiconductors (USA); C. S. Sarma, Infineon Technologies NA (USA); A. Thomas, IBM Microelectronics (USA)

- 65204J **Feasibility study of 45nm metal patterning with 0.93 NA** [6520-181] Y. F. Cheng, Y. L. Chou, Y. C. Hou, B. J. Lu, C. H. Yang, United Microelectronics Corp. (Taiwan)
- 65204K **Optimization of DUV lithography for high-energy well implantation** [6520-182] R. Deschner, S.-D. Kim, R. Mann, M. Stidham, G. M. Johnson, J. Rolick, IBM Corp. (USA)
- 65204L **Challenges and solutions for transferring a 248-nm process to 365-nm imaging** [6520-183] A. Serebriakov, ASML Netherlands B.V. (Netherlands); C. Chang, SMIC (China); A. Becht, R. Pluijms, A. Cheng, E. Shi, H. van den Broek, L. Zhao, ASML Netherlands B.V. (Netherlands)
- 65204M **New color alignment for CMOS image sensor** [6520-184] M. K. Dagan, Tower Semiconductor, Ltd. (Israel); R. Edart, ASML Netherlands B.V. (Netherlands); H. Rechtman, Tower Semiconductor Ltd. (Israel); Y. Kanfi, P. Warnaar, ASML Netherlands B.V. (Netherlands); O. Moshe, Tower Semiconductor, Ltd. (Israel); R. van Haren, ASML Netherlands B.V. (Netherlands)
- 65204N **A thin FinFET Si-fin body structure fabricated with 193-nm scanner photolithography and composite hard mask etching technique upon bulk-Si substrate** [6520-185] W.-S. Liao, Y.-H. Liu, United Microelectronics Corp. (Taiwan); W.-T. Chang, United Microelectronics Corp. (Taiwan) and National Chia Tung Univ. (Taiwan); T.-H. Chen, T. Shih, H.-C. Tsen, L. Chung, United Microelectronics Corp. (Taiwan)
- 65204O **ARC stack development for hyper-NA imaging** [6520-186] V. Farys, STMicroelectronics (France); S. Warrick, Freescale Semiconductor (France); C. Chaton, CEA-LETI (France); J.-D. Chapon, STMicroelectronics (France)
- 65204P **A thick CESL stressed ultra-small (Lg=40-nm) SiGe-channel MOSFET fabricated with 193-nm scanner lithography and TEOS hard mask etching** [6520-187] W.-S. Liao, T.-H. Chen, H.-H. Lin, United Microelectronics Corp. (Taiwan); W.-T. Chang, United Microelectronics Corp. (Taiwan) and National Chia Tung Univ. (Taiwan); T. Shih, H.-C. Tsen, L. Chung, United Microelectronics Corp. (Taiwan)

POSTER SESSION: PHOTOMASK TECHNOLOGY

- 65204Q **Three-dimensional mask effects and source polarization impact on OPC model accuracy and process window** [6520-188] M. Saied, Freescale Semiconductor (France); F. Foussadier, STMicroelectronics (France); J. Belledent, NXP Semiconductors (France); Y. Trouiller, CEA-LETI (France); I. Schanen, IMEP (France); C. Gardin, Freescale Semiconductor (France); J. C. Urbani, STMicroelectronics (France); P. K. Montgomery, Freescale Semiconductor (France); F. Sundermann, F. Robert, STMicroelectronics (France); C. Couderc, NXP Semiconductors (France); F. Vautrin, G. Kerrien, J. Planchot, STMicroelectronics (France); E. Yesilada, Freescale Semiconductor (France); C. Martinelli, STMicroelectronics (France); B. Wilkinson, Freescale Semiconductor (France); A. Borjon, L. Le-Cam, NXP Semiconductors (France); J. L. Di-Maria, CEA-LETI (France); Y. Rody, NXP Semiconductors (France); N. Morgana, Photronics, Inc. (USA); V. Farys, STMicroelectronics (France)
- 65204R **The choice of mask in consideration of polarization effects at high-NA system** [6520-189] S.-H. Kim, S.-H. Kim, S.-Y. Yu, Y.-H. Kim, J.-W. Lee, H.-K. Cho, Samsung Electronics Co., Ltd. (South Korea)

- 65204S **Analysis of diffraction orders including mask topography effects for OPC optimization** [6520-190]
Y. Inazuki, N. Toyama, T. Adachi, T. Nagai, T. Suto, Y. Morikawa, H. Mohri, N. Hayashi, Dai Nippon Printing Co., Ltd. (Japan)

POSTER SESSION: POLARIZATION, HYPER-NA, AND IMMERSION LITHOGRAPHY

- 65204T **Immersion lithography with numerical apertures above 2.0 using high index optical materials** [6520-191]
J. Zhou, N. V. Lafferty, B. W. Smith, Rochester Institute of Technology (USA); J. H. Burnett, NIST (USA)
- 65204U **Immersion defect reduction: I. Analysis of water leaks in an immersion scanner** [6520-193]
F.-J. Liang, H. Chang, L.-H. Shiu, C.-K. Chen, L.-J. Chen, T.-S. Gau, B. J. Lin, Taiwan Semiconductor Manufacturing Co., Ltd. (Taiwan)
- 65204V **Defect testing using an immersion exposure system to apply immediate pre-exposure and post-exposure water soaks** [6520-194]
R. D. Watson, T. Laursen, B. Pierson, K. D. Cummings, ASML (USA)
- 65204W **Polarization properties of state-of-art lithography optics represented by first canonical coordinate of Lie group** [6520-195]
T. Fujii, Y. Kudo, Y. Ohmura, K. Suzuki, J. Kogo, Y. Mizuno, N. Kita, Nikon Corp. (Japan); M. Sawada, Nikon System (Japan)
- 65204X **Characteristics analysis of polarization module on optical proximity effect** [6520-196]
C. Park, J. Hong, K. Yang, Hynix Semiconductor, Inc. (South Korea); T. Theeuwes, F. Gautier, ASML (Netherlands); Y.-H. Min, A. Chen, ASML TDC Asia (Taiwan); H. Yang, D. Yim, J. Kim, Hynix Semiconductor, Inc. (South Korea)

Author Index