

2018 IEEE International Conference on Microelectronic Test Structures (ICMTS 2018)

**Austin, Texas, USA
19 – 22 March 2018**



IEEE Catalog Number: CFP18MTS-POD
ISBN: 978-1-5386-5072-1

**Copyright © 2018 by the Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

****** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP18MTS-POD
ISBN (Print-On-Demand):	978-1-5386-5072-1
ISBN (Online):	978-1-5386-5071-4
ISSN:	1071-9032

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

Table of Contents

Session 1: Process Characterization

1.1	Test Structures for Debugging Variation of Critical Devices Caused by Layout-Dependent Effects in FinFETs <i>Qi Lin, Hans Pan, and Jonathan Chang</i>	3
1.2	Passive Permutation Multiplexer to Detect Hard and Soft Open Fails on Short Flow Characterization Vehicle Test Chips <i>Christopher Hess and Shia Yu</i>	7
1.3	Novel Test Structures for Extracting Interface State Density of Advanced CMOSFETs Using Optical Charge Pumping <i>Hyeong-Sub Song, Dong-Jun Oh, So-Yeong Kim, Sung-Kyu Kwon, Sungju Choi, Dae Hwan Kim, Dong-Hwan Lim, Chang-Hwan Choi, Dong Myong Kim, and Hi-Deok Lee</i>	13
1.4	Test Structure to Evaluate the Impact of Parasitic Edge FET on Circuits Operating in Weak Inversion <i>Dale McQuirk, Chris Baker, and Brad Smith</i>	16

Session 2: Modeling and Extraction

2.1	Comprehensive Investigation on Parameter Extraction Methodology for Short Channel amorphous InGaZnO Thin-Film Transistors <i>Chika Tanaka and Keiji Ikeda</i>	23
2.2	Modeling Split-Gate Flash Memory Cell for Advanced Neuromorphic Computing <i>Mandana Tadayoni, Santosh Hariharan, Steven Lemke, Thibaut Pate-Cazal, Bernard Bertello, Vipin Tiwari, and Nhan Do</i>	27
2.3	Validation of the BSIM4 Irregular LOD SPICE Model by Characterization of Various Irregular LOD Test Structures <i>Bob Peddenpohl, Max Otrorov, and Jeremy Wells</i>	31
2.4	Efficient Parameter-Extraction of SPICE Compact Model Through Automatic Differentiation <i>Michihiro Shintani, Masayuki Hiromoto, and Takashi Sato</i>	35

Session 3: Reliability

3.1	Test Structure Design for Model-Based Electromigration <i>Ertugrul Demircan, Mehul D. Shroff, and Hsun-Cheng Lee</i>	43
3.2	Electrostatic Test Structures for Transmission Line Pulse and Human Body Model Testing at Wafer Level <i>Robert Ashton, Stephen Fairbanks, Adam Bergen, and Evan Grund</i>	48

Session 4: Materials Characterization

4.1	Reliability Analysis of the Metal-Graphene Contact Resistance Extracted Through the Transfer Length Method <i>Stefano Venica, Francesco Driussi, Amit Gahoiy, Satender Kataria, Pierpaolo Palestri, Max C. Lemmeyz, and Luca Selmi</i>	57
4.2	Test Structures for Seed Layer Optimisation of Electroplated Ferromagnetic Films <i>C. M. Mackenzie Dover, A. W. S. Ross, S. Smith, J. G. Terry, A. R. Mount, and A. J. Walton</i>	63
4.3	Test Structures Without Metal Contacts for DC Measurement of 2D-Materials Deposited on Silicon <i>L. K. Nanver, X. Liu, and T. Knezevic</i>	69
4.4	Test Structures for Evaluating Al ₂ O ₃ Dielectrics for Graphene Field Effect Transistors on Flexible Substrates <i>Xinxin Yang, Marlene Bonmann, Andrei Vorobiev, Kjell Jeppson, and Jan Stake</i>	75
4.5	Design of Ultraflexible Organic Differential Amplifier Circuits for Wearable Sensor Technologies <i>Masaya Kondo, Takafumi Uemura, Mihoko Akiyama, Naoko Namba, Masahiro Sugiyama, Yuki Noda, Teppei Araki, Shusuke Yoshimoto, and Tsuyoshi Sekitani</i>	79

Session 5: Mismatch and Variability

5.1	A Test Structure to Reveal Short-Range Correlation Effects of Mismatch Fluctuations in Backend Metal Fringe Capacitors <i>Hans Tuinhout, Adrie Zegers-van Duijnhoven, and Ihor Brunets</i>	87
5.2	Monte Carlo Analysis by Direct Measurement Using Vth-Shifttable SRAM Cell TEG <i>Shogo Yamaguchi, Daisuke Nishikata, Hitoshi Imi, and Kazuyuki Nakamura</i>	93
5.3	Process Variation Estimation using A Combination of Ring Oscillator Delay and FlipFlop Retention Characteristics <i>Takuma Konno, Shinichi Nishizawa, and Kazuhito Ito</i>	97
5.4	NPN Mismatch Dependence on Layout <i>Cory Compton</i>	102

Session 6: On-Chip Characterization

6.1	On-Chip Reconfigurable Monitor Circuit for Process Variation and Temperature Estimation <i>Tadashi Kishimoto, Tohru Ishihara, and Hidetoshi Onodera</i>	111
6.2	DFT-Enabled Within-Die AC Uniformity and Performance Monitor Structure for Advanced Process <i>Nui Chong, I-Ru Chen, Da Cheng, Amitava Majumdar, Ping-Chin Yeh, and Jonathan Chang</i>	117
6.3	Versatile Chip-Level Integrated Test Vehicle for Dynamic Thermal Evaluation <i>Suresh Parameswaran, Saravanan Balakrishnan, and Boon Ang</i>	122
6.4	All-Digital On-Chip Heterogeneous Sensors for Tracking the Minimum Energy Point of Processors <i>Shu Hokimoto, Jun Shiomi, Tohru Ishihara, and Hidetoshi Onodera</i>	128

Session 7: Test Parallelism

7.1	Addressable Test Structure Design Enabling Parallel Testing of Reliability Devices <i>Lee DeBruler, Dennis Pretti, Mike Violette, Dave Peterson, Salil Mujumdar, Xia Li, and Ken Marr</i>	137
7.2	Algorithm Based Adaptive Parametric Testing for Outlier Detection and Test Time Reduction <i>Veenadhar Katragadda, Martin Muthee, Arthur Gasasira, Frank Seelmann, and Jiun-Hsin Liao</i>	142

Session 8: Device Characterization

8.1	Evaluation of Qss on SOI Back Si/SiO ₂ Interface by Newly Designed Charge Pumping Method-TEG <i>Kazuma Takeda, Jiro Ida, Takayuki Mori, and Yasuo Arai</i>	149
8.2	Quantitative Model of CMOS Inverter Chain Ring Oscillator's Effective Capacitance and Its Improvements in 14 nm FinFET Technology <i>Seong Yeol Mun, J. Cho, B. Zhu, P. Agnihotri, C. Y. Wong, T. J. Lee, V. Mahajan, B. W. Liu, Y. J. Shi, W. Hong, J. Ciavatti, J. G. Lee, S. B. Samavedam, and D. K. Sohn</i>	153
8.3	Measurement of IGBT Trench MOS-Gated Region Characteristics Using Short Turn-Around-Time MOSFET Test Structures <i>Kiyoshi Takeuchi, Munetoshi Fukui, Takuya Saraya, Kazuo Itou, Shinichi Suzuki, Toshihiko Takakura, and Toshiro Hiramoto</i>	157
8.4	Sensitivity of High-k Encapsulated MoS ₂ Transistors to I-V Measurement Execution Time <i>Pavel Bolshakov, Ava Khosravi, Peng Zhao, Paul K. Hurley, Robert M. Wallace, and Chadwin D. Young</i>	161
8.5	Total Ionizing Dose Effects on Analog Performance of 65 nm Bulk CMOS with Enclosed-Gate and Standard Layout <i>Matthias Bucher, Aristeidis Nikolaou, Alexia Papadopoulou, Nikolaos Makris, Loukas Chevas, Giulio Borghello, Henri D. Koch, and Federico Faccio</i>	166

Session 9: MEMS

9.1	An On-Chip Test Structure for Studying the Frictional Behavior of Deep-RIE MEMS Sidewall Surfaces <i>R. Ranga Reddy, Yuki Okamoto, and Yoshio Mita</i>	173
9.2	Wafer Level Characterisation of Microelectrodes for Electrochemical Sensing Applications <i>E. O. Blair, L. Parga Basanta, I. Schmueser, J. R. K. Marland, A. Bochoux, A. Tsiamis, C. Dunare, M. Normand, A. A. Stokes, A. J. Walton, and S. Smith</i>	179
9.3	Test Structure for Electrical Assessment of UV Laser Direct Fine Patterned Material <i>Naoto Usami, Akio Higo, Ayako Mizushima, Yuki Okamoto, and Yoshio Mita</i>	185
9.4	Open Model for External Mechanical Stress of Semiconductors and MEMS <i>R. T. Buhler and R. C. Giacomini</i>	189

Session 10: Noise and RF

10.1	Importance of Complete Characterization Setup on On-Wafer TRL Calibration in Sub-THz Range <i>Chandan Yadav, Marina Deng, Magali De Matos, Sebastien Fregonese, and Thomas Zimmer</i>	197
10.2	Measurement Time Reduction Technique for Input Referred Noise of Dynamic Comparator <i>Yuki Ishijima, Shuya Nakagawa, and Hiroki Ishikuro</i>	202
10.3	System Aware DUT Design for Optimum On-Wafer Noise Measurement <i>Chih-Hung Chen, Benson Yang, Pei-Hsien Chua, Graham Brown, and Saswati Das</i>	206
10.4	Measurement of Temperature Effect on Random Telegraph Noise Induced Delay Fluctuation <i>A.K.M. Mahfuzul Islam, Masashi Okay, and Hidetoshi Onodera</i>	210

Author Index	216
---------------------	-----