

---

# **ULSI Process Integration 6**

---

**Editors:****C. Claeys**

IMEC

Leuven, Belgium

**H. Iwai**

Tokyo Institute of Technology

Tokyo, Japan

**M. Tao**

The University of Texas

Austin, Texas, USA

**S. Deleonibus**

CEA-LETI

Grenoble, France

**J. Murota**

Tohoku University

Sendai, Japan

**Sponsoring Division:****Electronics and Photonics**

Published by

**The Electrochemical Society**65 South Main Street, Building D  
Pennington, NJ 08534-2839, USA

tel 609 737 1902

fax 609 737 2743

www.electrochem.org

**ecs**transactions™**Vol. 25 No. 7**

---

Copyright 2009 by The Electrochemical Society.  
All rights reserved.

This book has been registered with Copyright Clearance Center.  
For further information, please contact the Copyright Clearance Center,  
Salem, Massachusetts.

Published by:

The Electrochemical Society  
65 South Main Street  
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902  
Fax 609.737.2743  
e-mail: [ecs@electrochem.org](mailto:ecs@electrochem.org)  
Web: [www.electrochem.org](http://www.electrochem.org)

ISSN 1938-6737 (online)  
ISSN 1938-5862 (print)

ISBN 978-1-56677-744-5 (Hardcover)  
ISBN 978-1-60768-094-9 (PDF)

Printed in the United States of America.

---

**ECS Transactions, Volume 25, Issue 7**  
ULSI Process Integration 6

**Table of Contents**

*Preface*

*iii*

**Chapter 1  
Keynote Papers**

Modeling Techniques for Strained CMOS Technology <i>V. Sverdlov, O. Baumgartner, T. Windbacher and S. Selberherr</i>	3
Integration Challenges and Opportunities of Nanoelectronic Devices <i>Y. Nishi</i>	19
Technology Evolution of Silicon Nano-Electronics <i>S. Zaima</i>	33
Bio Inspired Architectures in the Nanoscale Integration Era <i>T. Shibata</i>	49

**Chapter 2  
Device Technology**

A Roadmap for Nano-CMOS * <i>H. Iwai</i>	67
Multi-gate Devices for High Performance, Ultra Low Power and Memory Applications * <i>F. Balestra</i>	77
Ultrathin Body Effects in Multiple Gate SOI Transistors * <i>F. Gamiz, L. Donetti, C. Sampedro, A. Godoy and N. Rodriguez</i>	91
Optical and Electrical Characterizations of Defects in SiGe-on-insulator * <i>H. Nakashima, D. Wang and H. Yang</i>	99
Very High Performance CMOS on Si(551) Surface using Radical Oxidation Silicon Flattening Technology and Accumulation-mode SOI Device Structure * <i>W. Cheng, A. Teramoto and T. Ohmi</i>	115

Variability Headaches in Sub-32 nm CMOS *	131
<i>A. Asenov</i>	
Low-Power SiGe HBT and Circuit Technology for Future Quasi-Millimeter-Wave Wireless Communications *	137
<i>K. Washio, N. Shiramizu, M. Miura, T. Nakamura, K. Oda and T. Masuda</i>	
Advanced Charge Storage Memories: From Silicon Nanocrystals to Molecular Devices *	151
<i>B. De Salvo, G. Molas, L. Perniola, C. Jahan, J. Buckley, E. Jalaguier and M. Gely</i>	
Novel Omega-Shaped-Gated TFT SONOS Memory	163
<i>T. Liao, S. Chen, T. Kang, P. Hsu, C. Lin and H. Cheng</i>	

### **Chapter 3** **Front-end-of-line Integration**

Overwhelming the 0.5 nm EOT Level for CMOS Gate Dielectric *	171
<i>K. Kakushima, P. Ahmet and H. Iwai</i>	
Atomically Controlled CVD Processing for Doping of Si-Based Group IV Semiconductors *	177
<i>J. Murota, M. Sakuraba and B. Tillack</i>	
Low-temperature Oxidation of Semiconductor Surfaces by use of a Novel High-density Microwave Plasma Apparatus	185
<i>A. Gschwandtner and W. Lerch</i>	
On the Low-frequency Noise Performance of Embedded Si:C nMOSFETs	193
<i>C. Claeys, E. R. Simoen, P. Verheyen, R. Loo, V. Machkaoutsan, M. Bauer and S. Thomas</i>	
SiGe SEG Growth for Buried Channels p-MOS Devices	201
<i>A. Hikavyy, R. Loo, L. Witters, S. Takeoka, J. Geypen, B. Brijs, C. Merckling, M. Caymax and J. Dekoster</i>	
Silicon: Carbon Source/Drain Stressors: Integration of a Novel Nickel Aluminide- Silicide and Post-Solid-Phase-Epitaxy Anneal for Reduced Schottky-Barrier and Leakage	211
<i>S. Koh, W. Zhou, R. Lee, M. Sinha, C. Ng, Z. Zhao, H. Maynard, N. Variam, Y. Erokhin, G. Samudra and Y. Yeo</i>	

Stress Characterization of Selective Epitaxial Si <sub>1-x</sub> Ge <sub>x</sub> Deposition for Embedded Source/Drain Before and After Millisecond Laser Anneal <i>M. Bargallo Gonzalez, T. Fernandez-Lanas, E. Rosseel, A. Hikavyy, H. Dekkers, G. Eneman, P. Verheyen, R. Loo, E. R. Simoen and C. Claeys</i>	217
Atomically Controlled Plasma Processing for Epitaxial Growth of Group IV Semiconductor Nanostructures <i>M. Sakuraba, K. Sugawara and J. Murota</i>	229
Low-frequency Noise Analysis of the Impact of an LaO Cap Layer in HfSiON/Ta <sub>2</sub> C Gate Stack nMOSFETs <i>E. R. Simoen, A. Akheyar, E. Rohr, A. Mercha and C. Claeys</i>	237
Integration Challenges in Standard CMOS with Multiple Gate Oxide Thicknesses <i>J. J. Naughton and J. Towner</i>	247
Analysis of Remote Coulomb Scattering Limited Mobility in MOSFET with CeO <sub>2</sub> /La <sub>2</sub> O <sub>3</sub> Gate Stacks <i>M. Mamatriashvili, M. Kouda, K. Kakushima, P. Ahmet, K. Tsutsui, N. Sugii, K. Natori, T. Hattori and H. Iwai</i>	253
Fast Detrapping Transients in High-K Dielectric Films <i>R. Rao and F. Irrera</i>	259
Charge Trapping Non Volatile Memory <i>P. Lorenzi, R. Rao, G. Ghidini, F. Palma and F. Irrera</i>	269

## **Chapter 4** **Back-end-of-line Integration**

The Effect of Material and Process Interactions on BEOL Integration * <i>T. A. Spooner, J. Arnold, D. Canaperi, J. Chen, S. Chen, S. Gates, A. Isobayashi, P. Leung, S. Papa Rao, M. Sankarapandian, H. Shobha and O. van der Straten</i>	279
Advanced Contact Technology for MOSFETs: Integration of New Materials for Series Resistance Reduction * <i>Y. Yeo and R. Lee</i>	291
Electrochemical Processes for the Production of Copper Interconnects on Non-metallic Barrier Layers * <i>D. J. Duquette</i>	303

Metal CMP Optimization Based on Chemically Formed Thin Film Analysis <i>G. B. Basim</i>	315
Comparison of the Electrochemical Polishing of Copper and Aluminum in Acid and Acid-free Media <i>T. M. Abdel-Fattah and J. Loftis</i>	327
<b>Chapter 5</b> <b>Alternative Channel Technologies</b>	
Epitaxial Ge on Standard STI Patterned Si Wafers: High Quality Virtual Substrates for Ge pMOS and III/V nMOS * <i>R. Loo, G. Wang, L. Souriau, J. Lin, S. Takeuchi, G. Brammertz and M. Caymax</i>	335
Challenges and Progress in Germanium-on-Insulator Materials and Device Development towards ULSI Integration * <i>E. Augendre, L. Sanchez, L. Benaissa, T. Signamarcheix, J. Hartmann, C. Le Royer, M. Vinet, W. Van Den Daele, J. Damlencourt, K. Romanjek, A. Pouydebasque, P. Batude, C. Tabone, F. Mazen, A. Tauzin, N. Blanc, M. Pellat, J. Dechamp, M. Zussy, P. Scheiblin, M. Jaud, C. Drazek, C. Maurois, M. Piccin, A. Abbadie, F. Lallement, N. Daval, E. Guiot, A. Rigny, B. Ghyselen, K. Bourdelle, F. Boulanger, S. Cristoloveanu, T. Billon, O. Faynot, C. Deguet and L. Clavelier</i>	351
Comprehensive Study of the Fabrication of SGOI Substrates by the Ge Condensation Technique: Oxidation Kinetics and Relaxation Mechanism <i>L. Souriau, G. Wang, R. Loo, M. Caymax, M. Meuris, M. M. Heyns and W. Vandervorst</i>	363
Pt/Ge Schottky-Barrier Reduction by Rapid Thermal Diffusion of P Dopants <i>C. Henkel, S. Abermann, O. Bethge and E. Bertagnolli</i>	377
Development of III-V MOSFET Process Modules Compatible with Silicon ULSI Manufacture * <i>I. Thayne, X. Li, W. Jansen, O. Ignatova, S. Bentley, H. Zhou, D. Macintyre, S. Thoms and R. Hill</i>	385
High Performance InGaAs MOSFETs with High Mobility using InP Barrier Layer * <i>H. Zhao, Y. Chen, J. Yum, Y. Wang, F. Xue, F. Zhou and J. Lee</i>	397

Dopant Segregated Schottky (DSS) Source/Drain for Germanium p-MOSFETs with Metal Gate/High-k Dielectric Stack	405
--	-----

*P. S. Lim, D. Chi, G. Lo and Y. Yeo*

Quasiballistic Transport of Charge Carriers in Nanometer FETs in the Model of Heterogeneous Channel	411
--	-----

*V. P. Popov*

## **Chapter 6** **Emerging Technologies**

Computation from Devices to System Level Thermodynamics *	421
---	-----

*S. Shankar, V. Zhirnov and R. Cavin*

Charge Storage Characteristics of Hybrid Nanodots Floating Gate *	433
---	-----

*S. Miyazaki, K. Makihara and M. Ikeda*

Emerging Non-Volatile Memories by Exploiting Redox Reactions on the Nanoscale *	441
--	-----

*R. Waser*

Annealing Reaction for Ni Silicidation of Si Nanowire	447
---	-----

*H. Arai, H. Kamimura, S. Sato, K. Kakushima, P. Ahmet, K. Tsutsui, N. Sugii,  
K. Natori, T. Hattori and H. Iwai*

Tunnel Field-Effect Transistors for Future Low-Power Nano-Electronics *	455
---	-----

*A. S. Verhulst, W. G. Vandenberghe, D. Leonelli, R. Rooyackers, A. Vandooren,  
S. De Gendt, M. M. Heyns and G. Groeseneken*

Physics of Nano-contact between Si Quantum Dots and Inversion Layer *	463
---	-----

*Y. Sakurai, S. Nomura, Y. Takada, J. Iwata, K. Shiraishi, M. Muraguchi,  
T. Endoh, Y. Shigeta, M. Ikeda, K. Makihara and S. Miyazaki*

3D Suspended Nanowires Integration for CMOS and Beyond *	471
--	-----

*T. Ernst, K. Tachi, A. Hubert, E. Saracco, C. Dupré, S. Bécu, N. Vulliet,  
E. Bernard, P. Cherns, V. Maffini-Alvaro, J. Damlecourt, C. Vizioz,  
J. Colonna, C. Bonafos and J. Hartmann*

Physics of Nano-Interfaces and Nano-Structures for Future Si Nano-Devices *	479
---	-----

*K. Shiraishi*

Electrothermal Transport in Carbon Nanostructures *	487
<i>T. Yamada, T. Saito, D. Fabris, P. Wilhite and C. Y. Yang</i>	
Synthesis and Devices of Graphene *	495
<i>J. Zhu, W. Liu, Y. Wang, B. Huang, Y. Xie and J. Woo</i>	
Novel Materials and Integration Schemes for CMOS-Based Circuits for Flexible Electronics *	503
<i>M. Quevedo, S. Gowrisanker, D. Allee, S. Venugopal, R. Krishna, K. Kaftanoglu, H. Alshareef and B. Gnade</i>	
Organic Semiconductor Lasers *	513
<i>G. A. Turnbull, Y. Yang, A. E. Vasdekis, A. Ruseckas and I. D. Samuel</i>	
Influence of Phosphorus Concentrations in a-SiN:H Gate Layer on Electron Mobility in Thin Film Transistors	525
<i>J. Kim, Y. Sohn and S. Choi</i>	
Author Index	531

\* invited paper