

---

# ULSI Process Integration 7

---

## Editors:

**C. Claeys**

imec

Leuven, Belgium

**H. Iwai**

Tokyo Institute of Technology

Yokohama, Japan

**M. Tao**The University of Texas at Arlington  
Arlington, Texas, USA**S. Deleonibus**

CEA-LETI

Grenoble, France

**J. Murota**Tohoku University  
Sendai, Miyagi, Japan**Sponsoring Division:****Electronics and Photonics**

Published by

**The Electrochemical Society**65 South Main Street, Building D  
Pennington, NJ 08534-2839, USA

tel 609 737 1902

fax 609 737 2743

www.electrochem.org

**ecs**transactions™**Vol. 41, No. 7**

---

Copyright 2011 by The Electrochemical Society.  
All rights reserved.

This book has been registered with Copyright Clearance Center.  
For further information, please contact the Copyright Clearance Center,  
Salem, Massachusetts.

Published by:

The Electrochemical Society  
65 South Main Street  
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902  
Fax 609.737.2743  
e-mail: [ecs@electrochem.org](mailto:ecs@electrochem.org)  
Web: [www.electrochem.org](http://www.electrochem.org)

ISSN 1938-6737 (online)  
ISSN 1938-5862 (print)  
ISSN 2151-2051 (cd-rom)

ISBN 978-1-56677-907-4 (Hardcover)  
ISBN 978-1-60768-261-5 (PDF)

Printed in the United States of America.

---

**ECS Transactions, Volume 41, Issue 7**  
ULSI Process Integration 7

**Table of Contents**

*Preface* *iii*

**Chapter 1  
Keynote Papers**

Monolithic Microphotonic Integration on the Silicon Platform *3*  
*L. C. Kimerling and J. Michel*

Vertical 3D NAND Flash Memory Technology *15*  
*A. Nitayama and H. Aochi*

Extension of Moore's Law via Strained Technologies- The Strategies and Challenges *27*  
*S. Chung*

High Mobility Epitaxial Graphene for Carbon-based Nanoelectronics *43*  
*C. Berger, M. Ruan, J. Palmer, J. Hankinson, Y. Hu, Z. Guo, R. Dong, E. H. Conrad, and W. de Heer*

**Chapter 2  
Memory Technologies**

(Invited) Restructuring of Memory Layer in Electrical System and its Novel Evolution *59*  
with Nonvolatile Logic  
*T. Endoh*

(Invited) Efficient Guiding Principle of Highly Scalable MONOS-Type Memories *71*  
*K. Kamiya, K. Yamaguchi, A. Otake, Y. Shigeta, and K. Shiraishi*

(Invited) In Situ Transmission Electron Microscopy Analysis of Conductive Filament in *81*  
Resistance Random Access Memories  
*Y. Takahashi, T. Fujii, M. Arita, and I. Fujiwara*

(Invited) Formation and Characterization of Silicon-Quantum-Dots/Metal-Silicide-  
Nanodots Hybrid Stack and its Application to Floating Gate Functional Devices *93*  
*S. Miyazaki*

### **Chapter 3 High-k Dielectrics**

(Invited) High-K Dielectrics / High-Mobility Channel MOSFETs <i>J. Lee, F. Xue, Y. Chen, Y. Wang, and F. Zhou</i>	101
(Invited) Issues and Challenges of High- $\kappa$ Dielectrics on High-Mobility Substrates <i>D. Misra</i>	109
Electrical Properties of Rare-Earth Oxides and La <sub>2</sub> O <sub>3</sub> Stacked Gate Dielectrics <i>M. Kouda, K. Kakushima, P. Ahmet, K. Tsutsui, A. Nishiyama, N. Sugii, K. Natori, T. Hattori, and H. Iwai</i>	119
(Invited) Opportunity for Phase-Controlled Higher-k HfO <sub>2</sub> <i>A. Toriumi, Y. Nakajima, and K. Kita</i>	125
(Invited) XPS Study on Chemical Bonding States of high- $\kappa$ /high- $\mu$ Gate Stacks for Advanced CMOS <i>H. Nohira, A. Komatsu, K. Yamashita, K. Kakushima, H. Iwai, Y. Hoshi, K. Sawano, and Y. Shiraki</i>	137
Gate SiO <sub>2</sub> Film Integrity on Ultra-Pure Argon Anneal (100) Silicon Surface <i>A. Teramoto, X. Li, R. Kuroda, T. Suwa, S. Sugawa, and T. Ohmi</i>	147
Influence of Flash Lamp Annealing on Electrical Characteristics of MOS Device with Si/La <sub>2</sub> O <sub>3</sub> /n-Si Structure <i>T. Kaneda, M. Kouda, K. Kakushima, P. Ahmet, K. Tsutsui, A. Nishiyama, N. Sugii, K. Natori, T. Hattori, and H. Iwai</i>	157
A Hysteresis-Free High-k Dielectric and Contact Resistance Considerations for Graphene Field Effect Transistors <i>S. Vaziri, M. Östling, and M. C. Lemme</i>	165

### **Chapter 4 Strain Engineering/Alternative Materials**

Enhancement of a Channel Strain via Dry Oxidation of Recessed Source/Drain Si <sub>1-x</sub> Ge <sub>x</sub> Structures <i>S. Kim, J. Yoo, S. Koo, D. Ko, and H. Lee</i>	175
Elastic Relaxation Evaluation in SiGe/Si Hetero-Epitaxial Structures <i>M. B. Gonzalez, N. Naka, A. Hikavyy, G. Eneman, R. Loo, E. Simoen, and C. Claeys</i>	181

(Invited) MEMS Module Integration into SiGe BiCMOS Technology for Embedded System Applications	191
<i>M. Kaynak, M. Wietstruck, W. Zhang, R. Scholz, J. Drews, S. Marschmeyer, D. Knoll, F. Korndorfer, K. Schulz, C. Wipf, D. Wolansky, K. Kaletta, M. Wegner, O. Ehrmann, and B. Tillack</i>	
(Invited) Device and Integration Technologies of III-V/Ge Channel CMOS	203
<i>S. Takagi, M. Yokoyama, S. Kim, R. Zhang, and M. Takenaka</i>	
(Invited) Effect of Al <sub>2</sub> O <sub>3</sub> /InGaAs Interface on Channel Mobility	219
<i>L. Yang, C. Cheng, M. T. Bulsara, and E. A. Fitzgerald</i>	
(Invited) III-V Tunnel Field-Effect Transistors	227
<i>A. Seabaugh, S. Chae, P. Fay, W. Hwang, T. Kosel, R. Li, Q. Liu, Y. Lu, T. Vasen, M. Wistey, G. Xing, G. Zhou, and Q. Zhang</i>	
(Invited) GeSn Technology: Impact of Sn on Ge CMOS Applications	231
<i>S. Zaima, O. Nakatsuka, Y. Shimura, M. Adachi, M. Nakamura, S. Takeuchi, B. Vincent, F. Gencarelli, T. Clarysse, J. Demeulemeester, K. Temst, A. Vantomme, M. Caymax, and R. Loo</i>	
Biaxial and Uniaxial Compressive Stress Implemented in Ge(Sn) pMOSFET Channels by Advanced Reduced Pressure Chemical Vapor Deposition Developments	239
<i>B. Vincent, F. Gencarelli, D. Lin, L. Nyns, O. Richard, H. Bender, B. Douhard, A. Moussa, C. Merckling, L. Witters, W. Vandervorst, R. Loo, M. Caymax, and M. Heyns</i>	
(Invited) Selective Area Growth of InP on On-Axis Si(001) Substrates with Low Antiphase Boundary Formation	249
<i>R. Loo, G. Wang, T. Orzali, N. Waldron, C. Merckling, M. Leys, O. Richard, H. Bender, P. Eyben, W. Vandervorst, and M. Caymax</i>	
(Invited) Challenges of Si Photonics for Photonics Integration on Si LSIs	265
<i>K. Wada and Y. Ishikawa</i>	

## Chapter 5 Front-end-of-line Integration

CMOS Integration Using Low Thermal Budget Dopant-Segregated Metallic S/D Junctions on Thin-Body SOI	275
<i>G. Larrieu, E. Dubois, and D. Ducatteau</i>	

Optimization of Resist Ash Processes on $\text{Si}_{0.45}\text{Ge}_{0.55}$ Substrates for Post Extension-Halo Ion Implantation	283
<i>G. Mannaert, R. Vos, D. Tsvetanova, E. Altamirano, L. Witters, M. Demand, R. Sonnemans, and I. Berry</i>	
Dependence of Interface-State Density on Three Dimensional Silicon Structure Measured by Charge-Pumping Method	293
<i>K. Nakajima, S. Sato, K. Kakushima, P. Ahmet, K. Tsutsui, A. Nishiyama, N. Sugii, K. Natori, T. Hattori, and H. Iwai</i>	
A Deep-Level Transient Spectroscopy Study of Implanted Ge $p^+$ n and n $p^+$ Junctions by Pt-Induced Crystallization	299
<i>E. Simoen, J. Lauwaert, H. Vrielinck, V. Ioannou-Souglaridis, and A. Dimoulas</i>	
Atomically Controlled Formation of Strained $\text{Si}_{1-x}\text{Ge}_x/\text{Si}$ Quantum Heterostructure for Room-Temperature Resonant Tunneling Diode	309
<i>M. Sakuraba and J. Murota</i>	
(Invited) Pulsed UV-Laser Processing of Amorphous and Crystalline Group IV Semiconductors	315
<i>S. Chiussi, F. Gontad, S. Stefanov, J. Conde, E. López, C. Serra, A. Benedetti, J. Serra, B. León, and P. González</i>	
(Invited) Direct Observation of Electronic States in Gate Stack Structures: XPS under Device Operation	331
<i>Y. Yamashita, H. Yoshikawa, T. Chikyo, and K. Kobayashi</i>	
Atomically Controlled Plasma Processing for Quantum Heterointegration of Group IV Semiconductors	337
<i>M. Sakuraba and J. Murota</i>	
In Situ HCl Etching of InP in Shallow-Trench-Isolated Structures	345
<i>T. Orzali, G. Wang, N. Waldron, C. Merckling, O. Richard, H. Bender, W. Wang, and M. Caymax</i>	
The Annealing Kinetic Study on Germanium Surface Blistering by Hydrogen Implantation	355
<i>F. Yang, X. Zhang, T. Ye, and S. Zhuang</i>	
Different Properties of Erbium Silicides on Si(100) and Si(551) Orientation Surfaces	365
<i>H. Tanaka, A. Teramoto, R. Kuroda, Y. Nakao, T. Suwa, K. Kawase, S. Sugawa, and T. Ohmi</i>	

## **Chapter 6**

### **Back-end-of-line Integration**

(Invited) Integration and Scalability of ALD-Based Mixed Phase Nanometer – Scale Barrier Layers for Extendable Metal Interconnects <i>E. Eisenbraun</i>	377
Low-Frequency Noise Assessment of CMOS Transistors with a Through-Silicon Via <i>E. Simoen, A. Mercha, G. Van der Plas, and C. Claeys</i>	385
The Effects of Mechanical and Tribological Properties of Coatings on Scratch Generation in Chemical-Mechanical Polishing <i>S. Kim, N. Saka, and J. Chun</i>	393
Moisture Uptake Impact on Damage Layer of Porous Low-k Film in 80nm-Pitched Cu Interconnects <i>M. Tagami, A. Ogino, H. Miyajima, H. Shobha, F. Baumann, F. Ito, and T. Spooner</i>	405
Author Index	415