

---

# Physics and Technology of High-*k* Gate Dielectrics 6

---

## Editors:

### S. Kar

Indian Institute of Technology  
Kanpur, India

### M. Houssa

IMEC  
Leuven, Belgium

### S. Van Elshocht

IMEC  
Leuven, Belgium

### D. Landheer

National Research Council of Canada  
Ottawa, Ontario, Canada

### D. Misra

New Jersey Institute of Technology  
Newark, New Jersey, USA

### H. Iwai

Tokyo Institute of Technology  
Yokohama, Japan

## Sponsoring Divisions:



**Dielectric Science & Technology**



**Electronics and Photonics**



Published by

**The Electrochemical Society**

65 South Main Street, Building D  
Pennington, NJ 08534-2839, USA

tel 609 737 1902

fax 609 737 2743

[www.electrochem.org](http://www.electrochem.org)

**ecstransactions**™

**Vol. 16 No. 5**

---

Copyright 2008 by The Electrochemical Society.  
All rights reserved.

This book has been registered with Copyright Clearance Center.  
For further information, please contact the Copyright Clearance Center,  
Salem, Massachusetts.

Published by:

The Electrochemical Society  
65 South Main Street  
Pennington, New Jersey 08534-2839, USA

Telephone 609.737.1902  
Fax 609.737.2743  
e-mail: [ecs@electrochem.org](mailto:ecs@electrochem.org)  
Web: [www.electrochem.org](http://www.electrochem.org)

ISSN 1938-6737 (online)  
ISSN 1938-5862 (print)

ISBN 978-1-56677-651-6 (Hardcover)  
ISBN 978-1-60768-004-8 (PDF)

Printed in the United States of America.

---

## Table of Contents

*Preface* *iii*

### **Chapter 1** **Metal Work Function**

Work Function and Effective Oxide Thickness Engineering via Alloying of Metal Gate Electrodes \* 3

*J. Schaeffer, M. Raymond, D. Gilmer, R. Gregory, B. Taylor, J. Jiang, D. Triyoso, R. Hegde and S. Samavedam*

Single Metal/Dual High-k CMISFETs without High-k-induced  $V_{th}$  Variation by MgO or Al<sub>2</sub>O<sub>3</sub> Incorporation \* 11

*N. Mise, T. Morooka, T. Eimori, T. Ono, Y. Nara and Y. Ohji*

Engineering High Dielectric Constant Materials for Band-Edge CMOS Applications 19

*H. Jagannathan, V. Narayanan and S. Brown*

Fundamental Aspects of Effective Work Function Instability of Metal/Hf-based High-k Gate Stacks \* 27

*H. Watanabe, S. Yoshida, Y. Kita, T. Hosoi, T. Shimura, K. Shiraishi, Y. Nara and K. Yamada*

### **Chapter 2** **Reliability**

Universal Correlation Between Mobility and NBTI on Advanced High-k/Metal Gate Stacks \* 41

*G. Reimbold, X. Garros, M. Casse, M. Rafik, C. Leroux, G. Ribes and F. Martin*

Hot Carrier Reliability of ALD HfSiON Gated MOSFETs with Different Compositions 55

*H. Chen, S. Chen, C. Lu, C. Liu, F. Chiu, Z. Hsieh, H. Huang, L. Cheng, C. Lin, G. Ma and S. Sun*

Inversion Layer Mobility in High-k Dielectric MOSFETs - Intrinsic Mobility Degradation by Electric Dipoles at High-k/SiO <sub>2</sub> Interface <i>H. Ota, A. Hirano, Y. Watanabe, N. Yashuda, K. Iwamoto, K. Okada, S. Migita, T. Nabatame and A. Toriumi</i>	67
---	----

Trapping in 1nm EOT high-k / MG * <i>M. Zahid, L. Pantisano, R. Degraeve, M. Aoulaiche, L. Trojman, I. Ferain, E. San Andres, A. Shickova, R. O'Connor, G. Groeseneken, M. Heyns and S. De Gendt</i>	77
---	----

### **Chapter 3 Interfaces, Traps, and Defects I**

Interface Engineering of a Metal/ High-k/ Ge Layered Structure by Water Vapor Discharge * <i>K. Muraoka</i>	87
--	----

Interface Study in a "Metal / High-k" Gate Stack: Tantalum Nitride on Hafnium Oxide <i>C. Gaumer, E. Martinez, S. Lhostis, C. Wiemer, M. Perego, V. Loup, D. Lafond and J. Fabbri</i>	99
--	----

Extraction of Trap Parameters for High-K Gate Stacks <i>S. Kar and S. Rawat</i>	111
--	-----

Dielectric and Interface Properties of TiO <sub>2</sub> /HfSiO/SiO <sub>2</sub> Layered Structures Fabricated by in situ PVD Method <i>H. Arimura, Y. Naitou, N. Kitano, Y. Oku, N. Yamaguchi, M. Kosuda, T. Hosoi, T. Shimura and H. Watanabe</i>	121
---	-----

Interfacial and Electrical Characterization of HfO <sub>2</sub> -Gated MOSCs and MOSFETs by C-V and Gated-Diode Method <i>S. Chen, H. Chen, C. Chen, F. Chiu, C. Liu, Z. Hsieh, H. Huang and H. Hwang</i>	131
--	-----

Fabrication of High-k/Si Structure Using Metal Deposition Followed by Oxidation <i>Y. Oniki, Y. Iwazaki, M. Hasumi, T. Ueno and K. Kuroiwa</i>	139
---	-----

## Chapter 4 High-k Gate Stack Characteristics

The Application of X-ray Metrology for Rapid Development of High-k Dielectrics	149
<i>P. Hung, T. Böске, M. Wormington, D. K. Bowen, P. Lysaght, P. Kirsch, H. Tseng and R. Jammy</i>	
Electrical Properties of CeOX /La2O3 Stack as a Gate Dielectric for Advanced MOSFET Technology	153
<i>M. Kouda, K. Tachi, K. Kakushima, P. Ahmet, K. Tsutsui, N. Sugii, A. Chandorkar, T. Hattori and H. Iwai</i>	
Electrical and Chemical Properties of the HfO2/SiO2/Si Stack: Impact of HfO2 Thickness and Thermal Budget	161
<i>E. Martinez, C. Leroux, N. Benedetto, C. Gaumer, M. Charbonnier, C. Licitra, C. Guedj, F. Fillot and S. Lhostis</i>	
Annealing-temperature Dependence of Compositional Depth Profile and Chemical Structures of LaOx/ScOx/Si and ScOx/LaOx/Si Interfacial Transition Layer	171
<i>H. Nohira, Y. Takenaga, K. Kakushima, P. Ahmet, K. Tsutsui and H. Iwai</i>	
Scanning Transmission Electron Microscopy Studies of Interface Stability and Point Defects in Gate Stacks with High-k Dielectrics *	177
<i>S. Stemmer, M. P. Agustin and D. O. Klenov</i>	

## Chapter 5 Gate Stack Processing I

Study of Kinetic Behaviors of GeO in GeO2/Ge Stacks *	187
<i>K. Kita, C. Lee, T. Nishimura, K. Nagashio and A. Toriumi</i>	
Atomic Layer Deposition of High- $\kappa$ /Metal Gate Stack MOSFET-Devices on Strained Silicon-on-Insulator Substrates	195
<i>C. Henkel, S. Abermann, O. Bethge, M. Reiche and E. Bertagnolli</i>	
Electrical Characteristics of Metal/High-k MOS Devices Using Effective Oxygen Control for Sub-1nm EOT	203
<i>K. Okamoto, K. Kakushima, P. Ahmet, K. Tsutsui, N. Sugii, A. Chandorkar, T. Hattori and H. Iwai</i>	

Growth and Characterization of Alternative Gate Dielectrics by Molecular-Beam Epitaxy *	213
<i>L. F. Edge, W. Tian, V. Vaithyanathan, T. Heeg, D. Schlom, D. Klenov, S. Stemmer, J. Wang and M. J. Kim</i>	
Evaluation of MOCVD Grown Niobium Nitride Films as Gate Electrode for Advanced CMOS Technology	229
<i>T. Thiede, H. Parala, K. Reuter, G. Passing, S. Kirchmeyer, J. Hinz, M. Lemberger, A. Bauer and R. Fischer</i>	
MOCVD of Niobium Nitrides and Oxy-Nitrides using an All-Nitrogen-Coordinated Precursor: Thin-film Deposition and Mechanistic Study	235
<i>D. Bekermann, D. Barreca, A. Devi, A. Gasparotto and R. Fischer</i>	
Novel Highly Volatile MOCVD Precursors for Ta <sub>2</sub> O <sub>5</sub> and Nb <sub>2</sub> O <sub>5</sub> Thin Films	243
<i>T. Yotsuya, H. Chiba, T. Furukawa, T. Yamamoto, K. Inaba, K. Tada, T. Suzuki, K. Fujimoto, H. Funakubo, T. Yamakawa and N. Oshima</i>	

## **Chapter 6**

### **Alternate Substrates I**

In-Situ Studies of Interfacial Bonding of High-k Dielectrics for CMOS Beyond 22nm *	255
<i>R. M. Wallace</i>	
Atomic Layer Deposited Lanthanum-(Zirconate/Aluminate) Based High-K Dielectric Stacks For Future CMOS-Technology	273
<i>S. Abermann, C. Henkel, O. Bethge and E. Bertagnolli</i>	
Effect of Ultrathin Si Passivation Layer for Ge MOS Structure with La <sub>2</sub> O <sub>3</sub> Gate Dielectric	285
<i>J. Song, K. Kakushima, P. Ahmet, K. Tsutsui, N. Sugii, T. Hattori and H. Iwai</i>	
Gate Dielectrics for High Mobility Semiconductors *	295
<i>A. Dimoulas, Y. Panayiotatos, P. Tsipas, S. Galata, G. Mavrou, A. Sotiropoulos, C. Marchiori, C. Rossel, D. Webb, C. Andersson, M. Sousa, M. Richter and J. Fompeyrine</i>	

## Chapter 7 Memory

Mechanism of Charge Storage in nc-RuO Embedded ZrHfO High-k Films <i>C. Lin and Y. Kuo</i>	309
Thermally Stable Hf-silicate with Modification of Si Doping and Thermal Budget in MIM Capacitors <i>P. Tzeng, T. Wu, C. Wang, C. Lin, L. Lee and M. Tsai</i>	317
Improved Lower Electrode Oxidation of High-k TiCeO Metal-Insulator-Metal Capacitors by Using Dual Plasma Treatment <i>C. Cheng, H. Hsu, C. Deng, A. Chin and C. Chou</i>	323
Dielectric Properties of SrTiO <sub>3</sub> Thin Films on SrRuO <sub>3</sub> Seed Prepared by Plasma-enhanced Atomic Layer Deposition <i>J. Ahn, J. Kim, J. Kim, J. Roh and S. Kang</i>	335
High Performance Ir/TiPrO/TaN MIM Capacitors for Analog ICs Application <i>C. C. Huang, C. Cheng, A. Chin and C. Chou</i>	341

## Chapter 8 Integration

Organic Mask Removal Assessment for 32nm Fully Depleted SOI Technology with TiN-metal Gate on HfO <sub>2</sub> <i>L. Lachal, J. Chiaroni, E. Lajoinie, O. Louveau, F. Ritton, P. Lavios, J. Finet, P. Biranceau, A. Arnoux, E. Sauvagnargues, O. Bailloux, G. Medico, C. Tallaron, F. Humbert, N. Rochat and E. Martinez</i>	355
---	-----

## Chapter 9 Alternate Substrates II

Al <sub>2</sub> O <sub>3</sub> /ZrO <sub>2</sub> /Al <sub>2</sub> O <sub>3</sub> High-k Dielectric Stacks on Germanium Substrates Grown by Atomic Layer Deposition at High and Low Temperatures <i>O. Bethge, S. Abermann, C. Henkel and E. Bertagnolli</i>	365
Comparison between Direct-Contact HfO <sub>2</sub> /Ge and HfO <sub>2</sub> /GeO <sub>2</sub> /Ge Stack Structures: Physical and Electrical Properties <i>Y. Abe, N. Miyata and T. Yasuda</i>	375

Plasma Nitridation of HfO <sub>2</sub> Gate Dielectric on p-GaAs Substrates <i>G. K. Dalapati, A. Sridhara, A. S. Wong, C. Chia and D. Chi</i>	387
---	-----

## Chapter 10 Interfaces, Traps, and Defects II

Identifying Performance-Critical Defects in the High-k/Metal Gate Stacks * <i>G. Bersuker, D. Hen, J. Price, A. Neugroschel, H. Tseng and R. Jammy</i>	395
Interface Properties Improvement of Ge/Al <sub>2</sub> O <sub>3</sub> and Ge/GeO <sub>2</sub> /Al <sub>2</sub> O <sub>3</sub> Gate Stacks using Molecular Beam Deposition <i>F. Bellenger, C. Merckling, J. Penaud, M. Houssa, M. Caymax, M. Meuris, K. De Meyer and M. Heyns</i>	411
Interface Characterization of CeO <sub>2</sub> -Gated MOSFETs Using Gated Diode Method and Charge Pumping Technique <i>F. Chiu, H. W. Chen, C. Chen, C. Liu, S. Chen, B. Huang, Z. Hsieh, H. Huang and H. Hwang</i>	423
Physical Characterization of the Metal/High-k Layer Interaction upon Annealing <i>T. Conard, A. Franquet, W. Vandervorst, M. Reading, J. Van den Berg, S. Van Elschocht, T. Schram, C. Adelman and S. De Gendt</i>	433
Modelling of Layers and Traps in High-K Gate Stacks and Energy Band and Equivalent Circuit Representations <i>S. Kar and S. Rawat</i>	443
Electrical Characterization of Metal Gate/High-k Dielectrics on GaAs Substrate <i>V. Budhraja and D. Misra</i>	455
Real Space Surface Reconstructions of Decapped As-rich In <sub>0.53</sub> Ga <sub>0.47</sub> As(001)-(2×4) <i>J. Shen, D. L. Winn, W. Melitz, J. B. Clemens and A. C. Kummel</i>	463

## Chapter 11 Gate Stack Processing II

Effects of Low Temperature O <sub>2</sub> Treatment on the Electrical Characteristics of Amorphous LaAlO <sub>3</sub> Films by Atomic Layer Deposition * <i>Y. Liu, H. Kim, J. Wang, H. Li and R. G. Gordon</i>	471
--	-----



Impact of High Pressure O <sub>2</sub> Annealing on Amorphous LaLuO <sub>3</sub> /Ge MIS Capacitors <i>T. Tabata, C. Lee, K. Kita and A. Toriumi</i>	479
Tuning of Material and Electrical Properties of Strontium Titanates using Process Chemistry and Composition <i>R. Katamreddy, V. Omarjee, B. Feist, C. Dussarrat, M. Singh and C. Takoudis</i>	487
Effect of Rare-Earth Doping and Nitrogen Passivation Treatments on the Properties of Ultra-thin Hafnia Films <i>S. Ramanathan, A. Karthikeyan, S. Govindarajan and P. Kirsch</i>	497

## **Chapter 12**

### **Electrical Characteristics**

Capacitance-Voltage (CV) Characterization of GaAs-Oxide Interfaces * <i>G. Brammertz, H. Lin, K. Martens, D. Mercier, C. Merckling, J. Penaud, C. Adelman, S. Stoncke, W. Wang, M. Caymax, M. Meuris and M. Heyns</i>	507
Effect of Annealing on Electronic Characteristics of HfSiON Films fabricated by Damascene Gate Process * <i>K. Yamabe, K. Murata, T. Hayashi, T. C. Tamura, M. Sato, A. Uedono, K. Shiraishi, N. Umezawa, T. Chikyow, H. Watanabe, Y. Nara, Y. Ohji, S. Miyazaki, K. Yamada and R. Hasunuma</i>	521
Author Index	527

\* *invited paper*