

2013 14th International Workshop on Microprocessor Test and Verification

(MTV 2013)

**Austin, Texas, USA
11-13 December 2013**



**IEEE Catalog Number: CFP13MTV-POD
ISBN: 978-1-4799-7916-5**

2013 14th International Workshop on Microprocessor Test and Verification

MTV 2013

Table of Contents

| | |
|------------------------------|------|
| Preface..... | vii |
| Conference Organization..... | viii |
| Program Committee..... | ix |
| Reviewers..... | x |
| Acknowledgment..... | xi |

MTV 2013

| | |
|---|----|
| Functional Validation of a New Network Switch Architecture Using Rapid Prototyping Techniques | 3 |
| <i>Brian Kahne and Jim Holt</i> | |
| Modified Condition Decision Coverage: A Hardware Verification Perspective | 8 |
| <i>Mohamed A. Salem and Kerstin I. Eder</i> | |
| Hierarchical Verification Framework for Samsung Reconfigurable Processor Video System | 14 |
| <i>Hoyoung Kim, Seonghun Jeong, Sunmin Kwon, and Soojung Ryu</i> | |
| Measuring the Gain of Automatic Debug | 19 |
| <i>Daniel Hansson and Heli Uronen-Hansson</i> | |
| Proving QBF-hardness in Bounded Model Checking for Incomplete Designs | 23 |
| <i>Christian Miller, Christoph Scholl, and Bernd Becker</i> | |
| Secure and Trusted SoC: Challenges and Emerging Solutions | 29 |
| <i>Abhishek Basak, Sanchita Mal-Sarkar, and Swarup Bhunia</i> | |
| Practical Security Validation | 35 |
| <i>Matthew L. King</i> | |
| Ultra-Fast DMAC TLM Model for High Speed Virtual Platform Simulation | 39 |
| <i>Mona Safar, Magdy A. El-Moursy, and Ashraf Salem</i> | |

| | |
|---|------------|
| Communication Alternatives Exploration in Model-Driven Design of Networked Embedded Systems | 45 |
| <i>E. Ebeid, F. Fummi, and D. Quaglia</i> | |
| On the Functional Test of the Register Forwarding and Pipeline Interlocking Unit in Pipelined Processors | 52 |
| <i>P. Bernardi, R. Cantoro, L. Ciganda, B. Du, E. Sanchez, M. Sonza Reorda, M. Grosso, and O. Ballan</i> | |
| IP Testing for Heterogeneous SOCs | 58 |
| <i>Narendra Kamat</i> | |
| Dynamic Selection of Trace Signals for Post-Silicon Debug | 62 |
| <i>Kanad Basu, Prabhat Mishra, Priyadarsan Patra, Amir Nahir, and Alon Adir</i> | |
| Automatic Network Protocol Synthesis from UML Sequence Diagrams | 68 |
| <i>E. Ebeid, F. Fummi, D. Quaglia, and F. Stefanni</i> | |
| Target Environment Simulation and its Impact on Architecture Validation: A Case Study of Thread-Level Speculative Execution | 74 |
| <i>Jack L. Mason and Gregory E. Simco</i> | |
| An Approach to Multi-core Functional Gate-Level Simulation Minimizing Synchronization and Communication Overheads | 77 |
| <i>Tariq Bashir Ahmad and Maciej Ciesielski</i> | |
| USB Validation Challenges on C45SOI & C28NM Technology Products | 83 |
| <i>Maneesh Kumar Pandey, Atul Gupta, and Shwetank Shekhar</i> | |
| Anti-counterfeit Techniques: From Design to Resign | 89 |
| <i>Ujjwal Guin, Domenic Forte, and Mohammad Tehranipoor</i> | |
| An Approach for In-House USB2.0 Electrical Compliance Testing on Nanoscale SoC | 95 |
| <i>Maneesh Kumar Pandey, Shwetank Shekhar, Nitin Saxena, Gaurav Kumar Agarwal, and Amersh Kumar</i> | |
| Analyzing Efficacy of Constrained Test Program Generators - A Case Study | 100 |
| <i>Vinayak Kamath, Farhan Rahman, and Li-C Wang</i> | |
| State Retention Validation of C66X DSP Core | 106 |
| <i>Rama Venkatasubramanian, Oluleye Olorode, and Abhishek Arun</i> | |
| Verification Methodology of Heterogeneous DSP+ARM Multicore Processors for Multi-core System on Chip | 112 |
| <i>David Brier, Rama Venkatasubramanian, Sowmya Rangarajan, Abhishek Arun, David Thompson, and Neelima Muralidharan</i> | |
| Author Index | 118 |