2013 14th International Workshop on Microprocessor Test and Verification

(MTV 2013)

Austin, Texas, USA
11-13 December 2013

IEEE

IEEE Catalog Number: CFP13MTV-POD
ISBN: 978-1-4799-7916-5

2013 14th International Workshop on Microprocessor Test and Verification

MTV 2013

Table of Contents

Preface vii

Conference Organization viii

Program Committee ix

Reviewers x

Acknowledgment xi

MTV 2013

Functional Validation of a New Network Switch Architecture Using Rapid Prototyping Techniques 3
Brian Kahne and Jim Holt

Modified Condition Decision Coverage: A Hardware Verification Perspective 8
Mohamed A. Salem and Kerstin I. Eder

Hierarchical Verification Framework for Samsung Reconfigurable Processor Video System 14
Hoyoung Kim, Seonghun Jeong, Sunmin Kwon, and Soojung Ryu

Measuring the Gain of Automatic Debug 19
Daniel Hansson and Heli Uronen-Hansson

Proving QBF-hardness in Bounded Model Checking for Incomplete Designs 23
Christian Miller, Christoph Scholl, and Bernd Becker

Secure and Trusted SoC: Challenges and Emerging Solutions 29
Abhishek Basak, Sanchita Mal-Sarkar, and Swarup Bhunia

Practical Security Validation 35
Matthew L. King

Ultra-Fast DMAC TLM Model for High Speed Virtual Platform Simulation 39
Mona Safar, Magdy A. El-Moursy, and Ashraf Salem

Communication Alternatives Exploration in Model-Driven Design of Networked Embedded Systems 45
E. Ebeid, F. Fummi, and D. Quaglia

On the Functional Test of the Register Forwarding and Pipeline Interlocking Unit in Pipelined Processors 52
P. Bernardi, R. Cantoro, L. Ciganda, B. Du, E. Sanchez, M. Sonza Reorda, M. Grosso, and O. Ballan

IP Testing for Heterogeneous SOCs 58
Narendra Kamat

Dynamic Selection of Trace Signals for Post-Silicon Debug 62
Kanad Basu, Prabhat Mishra, Priyadarsan Patra, Amir Nahir, and Alon Adir

Automatic Network Protocol Synthesis from UML Sequence Diagrams 68
E. Ebeid, F. Fummi, D. Quaglia, and F. Stefanni

Target Environment Simulation and its Impact on Architecture Validation: A Case Study of Thread-Level Speculative Execution 74
Jack L. Mason and Gregory E. Simco

An Approach to Multi-core Functional Gate-Level Simulation Minimizing Synchronization and Communication Overheads 77
Tariq Bashir Ahmad and Maciej Ciesielski

USB Validation Challenges on C45SOI & C28NM Technology Products 83
Maneesh Kumar Pandey, Atul Gupta, and Shwetank Shekhar

Anti-counterfeit Techniques: From Design to Resign 89
Ujjwal Guin, Domenic Forte, and Mohammad Tehranipoor

An Approach for In-House USB2.0 Electrical Compliance Testing on Nanoscale SoC 95
Maneesh Kumar Pandey, Shwetank Shekhar, Nitin Saxena, Gaurav Kumar Agarwal, and Amersh Kumar

Analyzing Efficacy of Constrained Test Program Generators - A Case Study 100
Vinayak Kamath, Farhan Rahman, and Li-C Wang

State Retention Validation of C66X DSP Core 106
Rama Venkatasubramanian, Oluleye Olorode, and Abhishek Arun

Verification Methodology of Heterogeneous DSP+ARM Multicore Processors for Multi-core System on Chip 112
David Brier, Rama Venkatasubramanian, Sowmya Rangarajan, Abhishek Arun, David Thompson, and Neelima Muralidharan

Author Index 118