

2013 IEEE Asian Solid-State Circuits Conference

(A-SSCC 2013)

Singapore
11-13 November 2013



IEEE Catalog Number: CFP13SSC-POD
ISBN: 978-1-4799-0279-8

Plenary Papers 1-16

Dim-Lee Kwong, Teruo Hirayama, Hyunkyu Yu, Rajesh Nair

Technical Papers

Tuesday, November 12, 2013

Session 2	Leading Edge SoC Technologies
Date/Time	November 12, 2013 (Tuesday) / 10:55 - 12:35 hrs
Venue	Compass East 1 Ballroom
Chair	Stefan Rusu , <i>Intel Corporation, USA</i>
Co-Chair	Toru Shimizu , <i>Renesas, Japan</i>

-  **A 28 nm 3.6 GHz 128 thread SPARC T5 Processor and System Applications** 17
Venkatram Krishnaswamy, Jinuk Luke Shin, Sebastian Turullols, Jason Hart, Georgios Konstadinidis and Dawei Huang
-  **Zero Leakage Microcontroller with 384ns Wakeup Time using FRAM Mini-Array Architecture** 21
Sudhanshu Khanna, Steven Bartling, Michael Clinton, Scott Summerfelt, John Rodriguez and Hugh McAdams
-  **A 27% Active and 85% Standby Power Reduction in Dual-Power-Supply SRAM Using BL Power Calculator and Digitally Controllable Retention Circuit** 25
Keiichi Kushida, Fumihiko Tachibana, Osamu Hirabayashi, Yasuhisa Takeyama, Miyako Shizuno, Atsushi Kawasumi, Azuma Suzuki, Yusuke Niki, Shinichi Sasaki, Tomoaki Yabe and Yasuo Unekawa
-  **Hybrid Circuit and Algorithmic Timing Error Correction for Low-Power Robust DSP Accelerators** 29
Paul N. Whatmough, Shidhartha Das and David M. Bull

Session 3	Advances in i/O and Power
Date/Time	November 12, 2013 (Tuesday) / 10:55 - 12:35 hrs
Venue	Virgo 2 & 3
Chair	Daisaburo Takashima , <i>Toshiba, Japan</i>
Co-Chair	Ron Ho , <i>Oracle, USA</i>

-  **A 16Gb/s 3.7mW/Gb/s 8-Tap DFE Receiver and Baud Rate CDR with 30kppm Tracking Bandwidth** 33
Pier Andrea Francese, Thomas Toifl, Peter Buchmann, Matthias Brändli, Marcel Kossel, Christian Menolfi, Thomas Morf, Lukas Kull, Toke Meyer Andersen and Alessandro Cevrero
-  **Design Considerations for a 33 mW, 12.5 Gbps x 8 Channel Silicon Photonic Transmitter Array** 37
Jon Lexau, Xuezhe Zheng, Eric Chang, Ivan Shubin, Guoliang Li, Ying Luo, Jin Yao, Hiren Thacker, Jin-Hyoung Lee, Frankie Liu, Philip Amberg, Kannan Raj, John E. Cunningham, Ashok V. Krishnamoorthy and Ron Ho
-  **Wide Input Range from 80mV to 3V Operation On-Chip Single-Inductor Dual-Output (SIDO) DC-DC Boost Converter with Self-Adjusting Clock Duty for Sensor Network Applications** 41
Yasunobu Nakase, Yasuhiro Ido, Tsukasa Oishi, Toshio Kumamoto and Toru Shimizu

Session 4	DC-DC Converters
Date/Time	November 12, 2013 (Tuesday) / 13:35 - 15:40 hrs
Venue	Virgo 1
Chair	Yasuhiro Sugimoto , <i>Chuo Univ, Japan</i>
Co-Chair	Jeongjin Roh , <i>Hanyang Univ., Korea</i>

- 
A 0.6-V Input 94% Peak Efficiency CCM/DCM Digital Buck Converter in 40-nm CMOS with Dual-Mode-Body-Biased Zero-Crossing Detector 45
Xin Zhang, Yasuyuki Okuma, Po-Hung Chen, Koichi Ishida, Yoshikatsu Ryu, Kazumori Watanabe, Takayasu Sakurai and Makoto Takamiya
- 
Deep Trench Capacitor Based Step-Up and Step-Down DC/DC Converters in 32nm SOI with Opportunistic Current Borrowing and Fast DVFS Capabilities 49
Ayan Paul, Dong Jiao, Sachin Sapatnekar and Chris H. Kim
- 
A Cooperative Power Management with Auto-Configured Multi-Phase Control and Real-Time Power Module Swap 53
Jen-Huan Tsai, Shin-Jie Huang, Po-Hsing Lan and Po-Chiun Huang
- 
Dual-Output Switched-Capacitor DC-DC Converter with Pseudo-Three-Phase Swap-and-Cross Control and Amplitude Modulation Mechanism 57
Chia-Min Chen, Chun-Yen Chiang, Chen-Cheng Du, Fang-Ting Chou and Chung-Chih Hung
- 
A Hysteretic Boost Regulator with Emulated-Ramp Feedback (ERF) Current-Sensing Technique for LED Driving Applications 61
Jhih-Sian Guo, Shih-Mei Lin and Chien-Hung Tsai
- 
A Stacked Full-Bridge Topology for High Voltage DC-AC Conversion in Standard CMOS Technology 65
Piet Callemeyn and Michiel Steyaert

Session 5	High Resolution Data Converters
Date/Time	November 12, 2013 (Tuesday) / 13:35 - 15:40 hrs
Venue	Virgo 2
Chair	Seng Pan U , <i>University of Macau, Macao</i>
Co-Chair	Shanti Pavan , <i>Indian Institute of Technology, India</i>

- 
A 10.4-ENOB 120MS/s SAR ADC with DAC Linearity Calibration in 90nm CMOS 69
Yan Zhu, Chi-Hang Chan, U. Seng-Pan and R. P. Martins
- 
A Fully Integrated SAR ADC Using Digital Correction Technique for Triple-Mode Mobile Transceiver 73
Hideo Nakane, Ryuichi Ujiie, Takashi Oshima, Takaya Yamamoto, Keisuke Kimura, Yuichi Okuda, Kosuke Tsuiji and Tatsuji Matsuura
- 
A 13-bit 60MS/s Split Pipelined ADC with Background Gain and Mismatch Error Calibration 77
Li Ding, Wenlan Wu, Sai-Weng Sin, Seng-Pan U and R. P. Martins
- 
A 12b 1.7GS/s Two-Times Interleaved DAC with <-62dBc IM3 Across Nyquist Using a Single 1.2V Supply 81
Erik Olieman, Anne-Johan Annema, Bram Nauta, Ankur Bal and Pratap Narayan Singh
- 
An 85mW 14-bit 150MS/s Pipelined ADC with 71.3dB Peak SNDR in 130nm CMOS 85
Changyi Yang, Fule Li, Weitao Li, Xuan Wang and Zhihua Wang

Session 6	ULP Sensors & Imagers
Date/Time	November 12, 2013 (Tuesday) / 13:35 - 15:40 hrs
Venue	Virgo 3
Chair	Minkyu Je , <i>A*START, Singapore</i>
Co-Chair	Maryam Shojaei Baghini , <i>Indian Institute of Technology (IIT)- Bombay, India</i>

- 🔊 **A Pressure/Oxygen/Temperature Sensing SoC for Multimodality Intracranial Neuromonitoring** 89
Wai Pan Chan, Arup K. George, Margarita Sofia Narducci, Daw Don Cheam, Siew Chong Leong, Ming-Lin Tsai, Abdur R. A. Rahman, Mi Kyoung Park, Zhi Hui Kong, Jai Prashanth Rao, Yuan Gao and Minkyu Je
- 🔊 **A Remotely Powered Implantable IC for Recording Mouse Local Temperature with ± 0.09 °C Accuracy** 93
Mehrdad A. Ghanad, Michael M. Green and Catherine Dehollain
- 🔊 **A 0.5V 34.4uW 14.28kfps 105dB Smart Image Sensor with Array-Level Analog Signal Processing** 97
Chin Yin and Chih-Cheng Hsieh
- 🔊 **An Adaptive Integration Time CMOS Image Sensor with Multiple Readout Channels for Star Trackers** 101
Xinyuan Qian, Hang Yu, Shoushun Chen and Kay Soon Low
- 🔊 **A 346 μm^2 Reference-Free Sensor Interface for Highly Constrained Microsystems in 28nm CMOS** 105
Laura Freyman, David Fick, David Blaauw, Dennis Sylvester and Massimo Alioto
- 🔊 **A 0.0354 mm² 82 uW 125 KS/s 3-Axis Readout Circuit for Capacitive MEMS Accelerometer** 109
Kelvin Yi-Tse Lai, Zih-Cheng He, Yu-Tao Yang, Hsie-Chia Chang and Chen-Yi Lee
- 🔊 **A 40nm-CMOS, 18 μW , Temperature and Supply Voltage independent Sensor Interface for RFID Tags** 113
Valentijn De Smedt, Georges Gielen and Wim Dehaene

Session 7	Low-Voltage & Variation-Tolerant Digital Circuits
Date/Time	November 12, 2013 (Tuesday) / 13:35 - 15:40 hrs
Venue	Virgo 4
Chair	Keiichi Kushida , <i>Toshiba Corporation, Japan</i>
Co-Chair	Byungsub Kim , <i>Dept. EE. POSTECH, Korea</i>

- 🔊 **A Fully Static Topologically-Compressed 21-Transistor Flip-Flop with 75% Power Saving** 117
Natsumi Kawai, Shinichi Takayama, Junya Masumi, Naoto Kikuchi, Yasuo Itoh, Kyosuke Ogawa, Akimitsu Ugawa, Hiroaki Suzuki and Yasunori Tanaka
- 🔊 **A 0.18V Charge-Pumped DFF with 50.8% Energy- Delay Reduction for Near-/Sub-threshold Circuits** 121
Bo Wang, Jun Zhou, Kah Hyong Chang, Minkyu Je and Tony T. Kim
- 🔊 **Reconfigurable Delay Cell for Area-Efficient Implementation of On-chip MOSFET Monitor Schemes** 125
A. K. M. Mahfuzul Islam, Tohru Ishihara and Hidetoshi Onodera
- 🔊 **HEPP: A New In-Situ Timing-Error Prediction and Prevention Technique for Variation-Tolerant Ultra-Low-Voltage Designs** 129
Jun Zhou, Xin Liu, Yat Hei Lam, Chao Wang, Kah Hyong Chang, Jingjing Lan and Minkyu Je
- 🔊 **A Process and Temperature Tolerant Oscillator-based True Random Number Generator with Dynamic 0/1 Bias Correction** 133
Takehiko Amaki, Masanori Hashimoto and Takao Onoye
- 🔊 **A Fast and Energy-Efficient Level Shifter with Wide Shifting Range from Sub-Threshold up to I/O Voltage** 137
Jun Zhou, Chao Wang, Xin Liu, Xin Zhang and Minkyu Je

Session 8	Digital Communication and ECG Processing
Date/Time	November 12, 2013 (Tuesday) / 13:35 - 15:40 hrs
Venue	East 1 Ball/R
Chair	Satoshi Shigematsu , <i>NTT, Japan</i>
Co-Chair	Shao-Yi Chien , <i>National Taiwan University, Taiwan</i>

- 
A 457-nW Cognitive Multi-Functional ECG Processor 141
Xin Liu, Jun Zhou, Yongkui Yang, Bo Wang, Jingjing Lan, Chao Wang, Jianwen Luo, Wang Ling Goh, Tony Tae-Hyoung Kim and Minkyu Je
- 
An ECG-SoC with 535nW/Channel Lossless Data Compression for Wearable Sensors 145
C. J. Deepu, X. Zhang, W.-S. Liew, D. L. T. Wong and Y. Lian
- 
A 40nm, High Bandwidth, VCO-Based Burst-Mode Receiver Backend for EHF Multi-Carrier Wireless 149
Tom Redant and Wim Dehaene
- 
A 3.66 Gb/s 275 mW TB-LDPC-CC Decoder Chip for MIMO Broadcasting Communications 153
Chih-Lung Chen, Yu-Cheng Lan, Hsie-Chia Chang and Chen-Yi Lee
- 
A 691 Mbps 1.392mm² Configurable Radix-16 Turbo Decoder ASIC for 3GPP-LTE and WiMAX systems in 65nm CMOS 157
Xubin Chen, Yun Chen, Yi Li, Yuebin Huang and Xiaoyang Zeng
- 
A 0.18nJ/Matrix QR Decomposition and Lattice Reduction Processor for 8x8 MIMO Preprocessing 161
Chun-Fu Liao, Zhong-Yu Wang and Yuan-Hao Huang

Wednesday, November 13, 2013

Session 11	Analog Sensing and Computation
Date/Time	November 13, 2013 (Wednesday) / 10:20 - 12:25 hrs
Venue	Virgo 1
Chair	Po-Chiun Huang , <i>National Tsing Hua University, Taiwan</i>
Co-Chair	Hao Yu , <i>Nanyang Tech.Univ., Singapore</i>

- 
Dynamic Bootstrap Voltage Technique for High Efficiency Buck Converter in Universal Serial Bus Power Device Supplying System 165
Wei-Chung Chen, Ke-Horng Chen, Ying-Hsi Lin, Tsung-Yen Tsai, Chen-Chih Huang and Chao-Cheng Lee
- 
A 0.9V 5kS/s Resistor-based Time-Domain Temperature Sensor in 90nm CMOS with Calibrated Inaccuracy of $-0.6^{\circ}\text{C}/0.8^{\circ}\text{C}$ from -40°C to 125°C 169
Xian Tang and Kong-pang Pun and Wai-Tung Ng
- 
A Time-Domain Smart Temperature Sensor without an Explicit Bandgap Reference in SOI CMOS Operating up to 225°C 173
Jerrin Pathrose, Lei Zou, Kevin T. C. Chai, Minkyu Je and Yong Ping Xu
- 
An Analog Online Clustering Circuit in 130nm CMOS 177
Junjie Lu, Steven Young, Itamar Arel and Jeremy Holleman
- 
750Mb/s 17pJ/b 90nm CMOS (120,75) TS-LDPC Min-Sum Based Analog Decoder 181
Ali Reza Rabbani Abolfazli, Yousef R. Shayan and Glenn E.R. Cowan
- 
Power Control by Magnetic Field Diminishment in Inductively Powered Biomedical Implants 185
Christian Brendler, Naser Pour Aryan, Viola Rieger, Sandra Klinger and Albrecht Rothermel

Session 12	RF SoC
Date/Time	November 13, 2013 (Wednesday) / 10:20 - 12:25 hrs
Venue	Virgo 2 & 3
Chair	Sam Chun-Geik Tan , <i>Mediatek Singapore Pte Ltd, Singapore</i>
Co-Chair	Baoyong Chi , <i>Tsinghua University, China</i>

- 
A 13-pJ/bit 900-MHz QPSK/16-QAM Transmitter with Band Shaping for Biomedical Application 189
Xiayun Liu, Mehran M. Izad, Libin Yao and Chun-Huat Heng
- 
A 55 nm, 0.6 mm² Bluetooth SoC Integrated in Cellular Baseband Chip with Enhanced Coexistence 193
Yi-Shing Shih, Hong-Lin Chu, Wei-Kai Hong, Chao-Ching Hung, Alexander Tanzil, Yen-Lin Huang, Jun-Yu Chen, Li-Han Hung, Lanchou Cho, Junmin Cao, Yen-Chuan Huang, YuLi Hsueh and Yuan-Hung Chung
- 
A 2x2 MIMO 802.11 b/g/n WLAN SOC in 55 nm CMOS for AP/Router Appliation 197
Ying-Yao Lin, Wen-Kai Li, Pi-An Wu, Chih-Lung Chen, Yibin Hsieh, Eric Lu, Edris Rostami, Bryan L. Huang, Bart Wu, Jenwei Ko, Keng Fong, Yen-Lin Huang, Chun-Yi Wu, Chia-Hsin Wu and Albert Jerng
- 
A Compact Mobile FM Transmitter with Automatic Embedded Antenna Tuning and Low Spurious Emission in 65 nm CMOS 201
Xudong Jiang, Deyong Hu, Ying Chow Tan, Chin Heng Leow, JR Chen, Weimin Shu, Sheng Jau Wong and Osama Shanaa

- 
A 0.1-5 GHz SDR Transmitter with Dual-Mode Power Amplifier and Digital-Assisted I/Q Imbalance Calibration in 65 nm CMOS 205
Yun Yin, Baoyong Chi, Qian Yu, Bingqiao Liu and Zhihua Wang
- 
A Low-Power Small-Size Transmitter with Discrete-Time Baseband Filter for LTE in 65 nm CMOS 209
Hoai-Nam Nguyen, Jang-Hong Choi, Byung-Hun Min, Mi-Jeong Park, Mun-Yang Park, Seok-Kyun Han, Sang-Gug Lee and Cheon-Soo Kim

Session 13	Low-Power, High Speed Wireline Transceivers
Date/Time	November 13, 2013 (Wednesday) / 10:20 - 12:25 hrs
Venue	Virgo 4
Chair	Jaeha Kim , <i>SNU, Korea</i>
Co-Chair	Yongpan Liu , <i>Tsinghua University, China</i>

- 
A 32-Gb/s Backplane Transceiver with On-Chip AC-Coupling and Low Latency CDR in 32-nm SOI CMOS Technology 213
Gautam R. Gangasani, John F. Bulzacchelli, Troy Beukema, Chun-Ming Hsu, William Kelly, Hui H. Xu, David Freitas, Andrea Prati, Daniele Gardellini, Giovanni Cervelli, Juergen Hertle, Matthew Baecher, Jon Garlett, Robert Reutemann, David Hanson, Daniel W. Storaska and Mounir Meghelli
- 
An Equalizer-Adaptation Logic for a 25-Gb/s Wireline Receiver in 28-nm CMOS 217
Takanori Nakao, Yasuo Hidaka, Sota Sakabayashi, Takushi Hashida, Yasumoto Tomita, Yoichi Koyanagi and Hirotaka Tamura
- 
A Power Reduction of 37% in a Differential Serial Link Transceiver by Increasing the Termination Resistance 221
Jong-Hoon Kim, Soo-Min Lee, Jae-Yoon Sim, Byungsub Kim and Hong-June Park
- 
A 20-Gb/s Optical Receiver with Integrated Photo Detector in 40-nm CMOS 225
Shih-Hao Huang and Wei-Zen Chen
- 
A Low Power 1.2 Gbps Sync-Less Integrating PWM Receiver 229
Anchal Jain, Sajal Kumar Mandal, Tapas Nandy and Vivek Uppal

Session 14	Advanced Memory Technologies
Date/Time	November 13, 2013 (Wednesday) / 10:20 - 12:25 hrs
Venue	Pisces 4
Chair	Sungdae Choi , <i>SKhynix Semiconductor Inc., Korea</i>
Co-Chair	Tony T. Kim (<i>Tae-Hyoung KIM, Nanyang Technological University, Singapore</i>)

- 
A Low Voltage 8-T SRAM with PVT-Tracking Bitline Sensing Margin Enhancement for High Operating Temperature (up to 300°C) 233
Tony T. Kim and Ngoc Le Ba
- 
An Embedded Flash Macro with Sub-4ns Random-Read-Access Using Asymmetric-Voltage-Biased Current-Mode Sensing Scheme 241
Yen-Chen Liu, Meng-Fan Chang, Yu-Fan Lin, Jui-Jen Wu, Che-Ju Yeh, Shin-Jang Shen, Wu-Chin Tsai, Yu-Der Chih and Sreedhar Natarajan

- 
A ReRAM Integrated 7T2R Non-volatile SRAM for Normally-off Computing Application 245
Shyh-Shyuan Sheu, Chia-Chen Kuo, Meng-Fan Chang, Pei-Ling Tseng, Chih-Sheng, Lin, Min-Chuan Wang, Chih-He Lin, Wen-Pin Lin, Tsai-Kan Chien, Sih-Han Lee, Szu-Chieh Liu, Heng-Yuan Lee, Pang-Shiu Chen, Yu-Sheng Chen, Ching-Chih Hsu, Frederick T. Chen, Keng-Li Su, Tzu-Kun Ku, Ming-Jinn Tsai, Ming-Jer Kao
- 
A 0.38-V Operating STT-MRAM with Process Variation Tolerant Sense Amplifier 249
Yohei Umeki, Koji Yanagida, Shusuke Yoshimoto, Sintaro Izumi, Masahiko Yoshimoto, Hiroshi Kawaguchi, Koji Tsunoda and Toshihiro Sugii

Session 15	Wireless Power & Energy Harvesting
Date/Time	November 13, 2013 (Wednesday) / 13:25 - 15:30 hrs
Venue	Virgo 1
Chair	Tetsuya Hirose, Kobe University, Japan
Co-Chair	Seung-Tak Ryu, KAIST, Korea

- 
A Wireless Power Management and Data Telemetry Circuit Module for High Compliance Voltage Electrical Stimulation Applications 253
Jianming Zhao, Lei Yao, Rui-Feng Xue, Li Peng, Minkyu Je and Yong Ping Xu
- 
A CMOS 13.56-MHz High-Efficiency Low-Dropout-Voltage 40-mW Inductive Link Power Supply Utilizing On-Chip Delay-Compensated Voltage Doubler Rectifier and Multiple LDOs for Implantable Medical Devices 257
Xin-Hong Qian, Ming-Seng Cheng and Chung-Yu Wu
- 
Single-Inductor-Dual-Output Wireless Power Receiver with Synchronous Pseudo-Random-Sequence PWM Switched Rectifiers 261
Yuya Hasegawa, Kazutoshi Tomita, Subaru Ishihara, Ryutaro Honma and Hiroki Ishikuro
- 
Batteryless 275mV Startup Single-Cell Photovoltaic Energy Harvesting System for Alleviating Shading Effect 265
Chao-Jen Huang, Yi-Ping Su, Ke-Horng Chen, Li-Ren Huang, Fang-Chih Chu, Yuan-Hua Chu and Chin-Long Wey
- 
A Rectifier for Piezoelectric Energy Harvesting System with Series Synchronized Switch Harvesting Inductor 269
Xuan-Dien Do, Huy-Hieu Nguyen, Seok-Kyun Han and Sang-Gug Lee
- 
A > 89% Efficient LED Driver with 0.5V Supply Voltage for Applications Requiring Low Average Current 273
Wala Saadeh, Temesghen Tekeste and Michael H. Perrott

Session 16	Nyquist-rate ADCs
Date/Time	November 13, 2013 (Wednesday) / 13:25 - 15:30 hrs
Venue	Virgo 2
Chair	Jongwoo Lee, Samsung, Korea
Co-Chair	Masaya Miyahara, Tokyo Institute of Technology, Japan

- 
A 0.004mm² Single-Channel 6-bit 1.25GS/s SAR ADC in 40nm CMOS 277
Hung-Yen Tai, Pao-Yang Tsai, Cheng-Hsueh Tsai and Hsin-Shu Chen
- 
A 6 bit 2 GS/s Flash-Assisted Time-Interleaved (FATI) SAR ADC with Background Offset Calibration 281
Ba-Ro-Saim Sung, Chang-Kyo Lee, Wan Kim, Jong-In Kim, Hyeok-Ki Hong, Ghil-Geun Oh, Choong-Hoon Lee, Michael Choi, Ho-Jin Park and Seung-Tak Ryu

- 
An Architecture-Reconfigurable 3b-to-7b 4GS/s-to-1.5GS/s ADC Using Subtractor Interleaving 285
Ramy Yousry, Ming-Shuan Chen, Mau-Chung Frank Chang and Chih-Kong Ken Yang
- 
A 10b 200MS/s 0.82mW SAR ADC in 40nm CMOS 289
Guan-Ying Huang, Soon-Jyh Chang, Ying-Zu Lin, Chun-Cheng Liu and Chun-Po Huang
- 
A 10-bit 50-MS/s SAR ADC with Techniques for Relaxing the Requirement on Driving Capability of Reference Voltage Buffers 293
Shao-Hua Wan, Che-Hsun Kuo, Soon-Jyh Chang, Guan-Ying Huang, Chung-Po Huang, Goh Jih Ren, Kai-Tzeng Chiou and Cheng-Hsun Ho

Session 17	Multimedia SoCs
Date/Time	November 13, 2013 (Wednesday) / 13:25 - 15:30 hrs
Venue	Virgo 3
Chair	Byeong-Gyu Nam , <i>Chungnam National University, Korea</i>
Co-Chair	Makoto Ikeda , <i>University of Tokyo, Japan</i>

- 
A 130.3mW 16-Core Mobile GPU with Power-Aware Approximation Techniques 297
Yu-Jung Chen, Shan-Yi Chuang, Chung-Yao Hung, Chao-Hsien Hsu, Chia-Ming Chang, Shao-Yi Chien and Liang-Gee Chen
- 
A 995Mpixels/s 0.2nJ/pixel Fractional Motion Estimation Architecture in HEVC for Ultra-HD 301
Gang He, Dajiang Zhou, Zhixiang Chen, Tianruo Zhang and Satoshi Goto
- 
A 446.6K-Gates 0.55-1.2V H.265/HEVC Decoder for Next Generation Video Applications 305
Chang-Hung Tsai, Hsiuan-Ting Wang, Chia-Lin Liu, Yao Li and Chen-Yi Lee
- 
Completely Self-Synchronous 1024-bit RSA Crypt-engine in 40 nm CMOS 309
Makoto Ikeda, Benjamin Devlin, Hiroshi Ueki and Kazuhiko Fukushima
- 
Reliability-Configurable Mixed-Grained Reconfigurable Array Supporting C-to-Array Mapping and Its Radiation Testing 313
Dawood Alnajjar, Hiroaki Konoura, Yukio Mitsuyama, Hajime Shimada, Kazutoshi Kobayashi, Hiroyuki Kanbara, Hiroyuki Ochi, Takashi Imagawa, Shinichi Noda, Kazutoshi Wakabayashi, Masanori Hashimoto, Takao Onoye and Hidetoshi Onodera
- 
A Power-Gated MPU with 3-microsecond Entry/Exit Delay Using MTJ-Based Nonvolatile Flip-Flop 317
H. Koike, T. Ohsawa, S. Ikeda, T. Hanyu, H. Ohno, T. Endoh, N. Sakimura, R. Nebashi, Y. Tsuji, A. Morioka, S. Miura, H. Honjo and T. Sugibayashi

Session 18	RF Building Blocks and Sub-systems
Date/Time	November 13, 2013 (Wednesday) / 13:25 - 15:30 hrs
Venue	Virgo 4
Chair	Yuanjin Zheng , <i>Nanyang Tech.Univ., Singapore</i>
Co-Chair	Ting-Ping Liu , <i>Nokia Research Center, Berkeley, CA, USA</i>

- 
A Resonant-Mode Switchable VCO with 47.6-71.0 GHz Tuning Range Based on π -Type LC Network 321
Haikun Jia, Baoyong Chi, Lixue Kuang and Zhihua Wang
- 
A 54-69.3 GHz Dual-Band VCO with Differential Hybrid Coupler for Quadrature Generation 325
Qixian Shi, Kristof Vaesen, Bertrand Parvais, Giovanni Mangraviti and Piet Wambacq
- 
A 0.2 to 1.7 GHz Low-Jitter Integer-N QPLL for Power Efficient Direct Digital RF Modulator 329
Nam-Seog Kim and Jan M. Rabaey

- 🔊 **A Multi-Mode Blocker-Tolerant GNSS Receiver with CT Sigma-Delta ADC in 65nm CMOS** 333
Nan Qi, Zheng Song, Zehong Zhang, Yang Xu, Baoyong Chi and Zhihua Wang
- 🔊 **A Universal Silicon TV Tuner with A Compact Synthesizer in 0.18 μ m CMOS** 337
BengHwee Ong, EeSze Khoo, Wei Yang, MinJie Wu, JiQing Cui, Satyanarayana Reddy Karri, Junmin Cao, Ming Kong, ChinHeng Leow, CheeLee Heng and Osama Shana'a

Session 19	Clocking and Mixed-Signal Circuits
Date/Time	November 13, 2013 (Wednesday) / 13:25 - 15:30 hrs
Venue	Pisces 4
Chair	Wei-Zen Chen , NCTU, Taiwan
Co-Chair	Bo Zhang , Broadcom, USA

- 🔊 **A 0.1-1.5 GHz All-Digital Phase Inversion Delay-Locked Loop** 341
Sangwoo Han, Taejin Kim and Jongsun Kim
- 🔊 **Pulse Width Controlled PLL/DLL Using Soft Thermometer Code** 345
Toru Nakura and Kunihiro Asada
- 🔊 **A 3x Blind ADC-Based CDR** 349
M. Sadegh Jalali, Clifford Ting, Behrooz Abiri, Ali Sheikholeslami, Masaya Kibune and Hirotaka Tamura
- 🔊 **10.3-Gb/s Burst-Mode CDR with Idle Insertion and Digital Calibration in 40-nm CMOS for 10G-EPON Systems** 353
Hiroaki Katsurai, Masafumi Nogawa, Yusuke Ohtomo, Jun Terada and Hiroshi Koizumi
- 🔊 **A 6.3 mW High-SNR Frame-Rate Scalable Touch Screen Panel Readout IC with Column-Parallel Σ - Δ ADC Structure for Mobile Devices** 357
Jun-Eun Park, Dong-Hyuk Lim and Deog-Kyoon Jeong

Session 20	Filter and Amplifier
Date/Time	November 13, 2013 (Wednesday) / 15:50 - 17:55 hrs
Venue	Virgo 1
Chair	Yung-Chow Peng , TSMC, Taiwan
Co-Chair	Sai-Weng Sin , University of Macau, Macau

- 🔊 **A 0.127-mm², 5.6-mW, 5th-Order SC LPF with +23.5-dBm IIP3 and 1.5-to-15-MHz Clock-Defined Bandwidth in 65-nm CMOS** 361
Yaohua Zhao, Pui-In Mak, Man-Kay Law and Rui P. Martins
- 🔊 **A 27-nV/ $\sqrt{\text{Hz}}$ 0.015-mm² Three-Stage Operational Amplifier with Split Active-Feedback Compensation** 365
Hicham Haibi, Ippei Akita and Makoto Ishida
- 🔊 **An 8 Ω , 1.75W, 95% Efficiency, 0.004% THD+N Class-D Amplifier with a Feed-Forward ADC and Feedback Filters** 369
Xicheng Jiang, Jungwoo Song, Darwin Cheung, Minsheng Wang and Sasi Kumar Arunachalam
- 🔊 **A 1.56 mW 50MHz 3rd-Order Filter with Current-Mode Active-RC Biquad and 33dBm IIP3 in 65nm CMOS** 373
Rakesh Kumar Palani, Martin Sturm and Ramesh Harjani
- 🔊 **A 15-V, 40-kHz Class-D Gate Driver IC with 62% Energy Recycling Rate** 377
Taewook Kang, Yoontaek Lee, Myeongjae Park and Jaeha Kim

- 🔊 **A 25mA CMOS LDO with –85 dB PSRR at 2.5MHz** 381
Jianping Guo and Ka Nang Leung

Session 21	Delta-Sigma Modulators
Date/Time	November 13, 2013 (Wednesday) / 15:50 - 17:55 hrs
Venue	Virgo 2
Chair	Liyuan Liu , <i>Institute of Semiconductors, Chinese Academy of Sciences, China</i>
Co-Chair	Takeshi Yoshida , <i>Hiroshima University, Japan</i>

- 🔊 **A 280μW Audio Continuous-Time $\Delta\Sigma$ Modulator with 103 dB DR and 102 dB A-Weighted SNR** 385
Amrith Sukumaran and Shanthi Pavan
- 🔊 **A CMOS Oversampled Closed-loop DAC with Embedded Filtering** 389
Xinying Ding, David K. Su and Bruce A. Wooley
- 🔊 **A 5/20MHz-BW 4.2/8.1mW CT QBP $\Sigma\Delta$ Modulator with Digital I/Q Calibration for GNSS Receivers** 393
Zehong Zhang, Yang Xu, Nan Qi and Baoyong Chi
- 🔊 **A 1.2V 285μA Analog Front End Chip for a Digital Hearing Aid in 0.13 μm CMOS** 397
Amrith Sukumaran, Kunal Karanjkar, Sandeep Jhanwar, Nagendra Krishnapura and Shanthi Pavan
- 🔊 **A 67 dB DR 50 MHz BW CT Delta Sigma Modulator Achieving 207 fJ/conv** 401
John G. Kauffman, Chao Chu, Joachim Becker and Maurits Ortmanns
- 🔊 **An Energy-Efficient Capacitance-Controlled Oscillator-Based Sensor Interface for MEMS Sensors** 405
Jelle Van Rethy and Georges Gielen

Session 22	mmWave System & Building Blocks
Date/Time	November 13, 2013 (Wednesday) / 15:50 - 17:55 hrs
Venue	Virgo 3
Chair	Chun Huat Heng , <i>National University of Singapore, Singapore</i>
Co-Chair	Chien-Nan Kuo , <i>National Chao Tung University, Taiwan</i>

- 🔊 **209mW 11Gbps 130GHz CMOS Transceiver for Indoor Wireless Communication** 409
Kosuke Katayama, Mizuki Motoyoshi, Kyoya Takano, Li Chen Yang and Minoru Fujishima
- 🔊 **An Integrated 60GHz 5Gb/s QPSK Transmitter with On-Chip T/R Switch and Fully-Differential PLL Frequency Synthesizer in 65nm CMOS** 413
Lixue Kuang, Baoyong Chi, Lei Chen, Meng Wei, Xiaobao Yu and Zhihua Wang
- 🔊 **A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology** 417
Xiang Yi, Chirn Chye Boon, Junyi Sun, Nan Huang and Wei Meng Lim
- 🔊 **A mm-Wave 40 nm CMOS Subharmonically Injection-Locked QVCO with Lock Detection** 421
Giovanni Mangraviti, Bertrand Parvais, Qixian Shi, Vojkan Vidojkovic, Michael Libois, Gerd Vandersteen and Piet Wambacq
- 🔊 **A Self-Healing mm-Wave Amplifier Using Digital Controlled Artificial Dielectric Transmission Lines** 425
Haikun Jia, Baoyong Chi, Lixue Kuang and Zhihua Wang
- 🔊 **A Temperature Variation Tolerant 60 GHz Low Noise Amplifier with Current Compensated Bias Circuit** 429
Shusuke Kawai, Tong Wang, Toshiya Mitomo and Shigehito Saigusa

Session 23	Circuit Techniques for Emerging Applications
Date/Time	November 13, 2013 (Wednesday) / 15:50 - 17:55 hrs
Venue	Virgo 4
Chair	Shuohung Hsu , <i>National Tsinghua University, Taiwan</i>
Co-Chair	Noriyuki Miura , <i>Kobe University, Japan</i>

- 
A 20 μ W 10MHz Relaxation Oscillator with Adaptive Bias and Fast Self-Calibration in 40nm CMOS for Micro-Aerial Robotics Application 433
Xuan Zhang, David Brooks and Gu-Yeon Wei
- 
A Fully-Integrated Detector for NMR Microscopy in 0.13 μ m CMOS 437
Jens Anders, Jonas Handwerker, Maurits Ortmanns and Giovanni Boero
- 
An Energy Efficient Fully Integrated OOK Transceiver SoC for Wireless Body Area Networks 441
Bo Zhao, Yinan Sun, Wei Zou, Yong Lian, Yongpan Liu and Huazhong Yang
- 
An Energy-Autonomous Piezoelectric Energy Harvester Interface Circuit with 0.3V Startup Voltage 445
Yuan Gao, I Made Darmayuda, San-Jeow Cheng, Minkyu Je and Chun-Huat Heng
- 
A 5V, 33-kHz, 0.7- μ W Pulse Generation Circuit for Ultra-Low-Power Boost Charging Energy Harvesters 449
Wootae Lim, Joonseok Yang, Myeongjae Park, Minho Won and Jaeha Kim
- 
25 to 300 Degree Celsius 80bps Acoustic Transmitter Based on Crystal-Less Temperature-Independent Frequency Reference with Differential Modulation for Drilling Noise Power Cancellation 452
Lianhong Zhou, Libin Yao, Chun-Huat Heng, Muthukumaraswamy Annamalai, Minkyu Je, Wei Kwang Han, Lakshmi Sutha Kumar and Yong Liang Guan