

2013 IEEE International Interconnect Technology Conference

(IITC 2013)

**Kyoto, Japan
13 – 15 June 2013**



**IEEE Catalog Number: CFP13ITR-POD
ISBN: 978-1-4799-0437-2**

2013 IEEE International Interconnect Technology Conference –
IITC 2013
TABLE OF CONTENTS

SESSION 1: PLENARY SESSION

Session Co-chairs:
Shinichi Ogawa, AIST
Azad Naeemi, Georgia Institute of Technology
Andreas Klipp, BASF Electronic Materials

1-1 Keynote Presentation - Innovative Wafer-based Interconnect Enabling System Integration and Semiconductor Paradigm Shifts

Douglas Chen-Hua Yu, Senior Director, Integrated Interconnect and Package Division, R&D, Taiwan Semiconductor Manufacturing Co., Ltd., Taiwan

SESSION 2: PROCESS INTEGRATION I

Session Co-chairs:
Muhannad Bakir, Georgia Institute of Technology
Toshiaki Hasegawa, Sony

2-1 INVITED - Spanning the Spectrum of Interconnects: From Trenches of Double Patterning to System Level

N. S. Nagaraj
University of Texas at Dallas, United States

2-2 Subtractive W Contact and Local Interconnect Co-Integration (CLIC)

Fei Liu^{2}, Benjamin Fletcher^{2}, Eric Joseph^{2}, Yu Zhu^{2}, Jemima Gonsalves^{2}, William Price^{2}, Gregory Fritz^{2}, Sebastian Engelmann^{2}, Adam Pyzyna^{1}, Zhen Zhang^{1}, Cyril Cabral Jr^{1}, Michael Guillorn^{2}
^{1}IBM T. J. Watson Re, United States; ^{2}IBM T. J. Watson Research Center, United States

2-3 CVD Mn-Based Self-Formed Barrier for Advanced Interconnect Technology

Yong Kong Siew^{2}, Nicolas Jourdan^{2}, Yohan Barbarin^{2}, Jerome Machillot^{1}, Steven Demuynck^{2}, Kristof Croes^{2}, Jennifer Tseng^{1}, Hua Ai^{1}, J. Tang^{1}, M. Naik^{1}, P. Wang^{1}, Murali Narasimhan^{1}, M. Abraham^{1}, Andrew Cockburn^{1}, Jürgen Bömmels^{2}, Zsolt Tökei^{2}
^{1}Applied Materials, Belgium; ^{2}IMEC, Belgium

2-4 *Reliable Integration of Robust Porous Ultra Low-k (ULK) for the Advanced BEOL Interconnect*

Kyu-Hee Han, Seungwook Choi, Tae Jin Yim, Seunghyuk Choi, Jongmin Baek, Sang Hoon Ahn, Nae-In Lee, Siyoung Choi, Ho-Kyu Kang, Es Jung
Samsung Electronics, Korea, South

SESSION 3: RELIABILITY

Session Co-chairs:

Larry Zhao, GLOBALFOUNDRIES

Shinichi Ogawa, AIST

3-1 *INVITED - The Electromigration Short " Length Effect and Its Impact on Circuit Reliability*

Anthony Oates
TSMC, Taiwan

3-2 *Critical Initial Void Growth for Electromigration: Stress Modeling and Multi-Link Statistics for Cu/Low-K Interconnects*

Zhuojie Wu^{2}, Linjun Cao^{2}, Jay Im^{2}, Ki-Don Lee^{1}, Paul Ho^{2}
^{1}Texas Instruments, United States; ^{2}The University of Texas at Austin, United States

3-3 *Void Nucleation and Growth During Electromigration in 30 nm Wide Cu Lines: Impact of Different Interfaces on Failure Mode*

Tomoyuki Kirimura^{1}, Kristof Croes^{2}, Yong Kong Siew^{2}, Kris Vanstreels^{2}, Piotr Czarnecki^{2}, Zaid El-Mekki^{2}, Marleen van der Veen^{2}, Dries Dictus^{3}, Alex Yoon^{3}, Artur Kolics^{3}, Juergen Boemmels^{2}, Zsolt Tokei^{2}
^{1}Fujitsu Semiconductor Europe, Belgium; ^{2}Imec, Belgium; ^{3}Lam Research Corporation, United States

3-4 *AC and Pulsed-DC Stress Electromigration Failure Mechanisms in Cu Interconnects*

Ming-Hsien Lin, Anthony S. Oates
Taiwan Semiconductor Manufacturing Company. Ltd., Taiwan

SESSION 4: PACKAGING

Session Co-chairs:

Takeshi Furusawa, Renesas Electronics
Tomoji Nakamura, Fujitsu Labs

- 4-1** *INVITED - Experimental Analysis of Mechanical Stresses and Material Properties in Multi-Layer Interconnect Systems by fibDAC*
Dietmar Vogel, Ellen Auerswald, Bernd Michel, Sven Rzepka
Fraunhofer ENAS, Germany
- 4-2** *Modeling of Interconnect Stress Evolution During BEOL Process and Packaging*
Chirag Shah^{1}, Aditya Karmarkar^{2}, Xiaopeng Xu^{2}
^{1}GLOBALFOUNDRIES, INC., United States; ^{2}Synopsys, Inc., United States
- 4-3** *INVITED - CPI Challenges in Advanced Si Technology Nodes* &
C.S. Liu, H.P. Pu, C.S. Chen, H.Y. Tsai, C.H. Lee, M.J. Lii, Doug C.H. Yu
Taiwan Semiconductor Manufacturing Company, Ltd., Taiwan
- 4-4** *A Simple Model-Base Prediction Method for Delamination Failures in Low-K/Cu Interconnects with Flip Chip Packages*
Jun Kawahara, Ipppei Kume, Hirokazu Honda, Yoshitaka Kyougoku,
Fuminori Ito, Masami Hane, Keiichirou Kata, Yoshihiro Hayashi
Renesas Electronics Corporation, Japan
- 4-5** *Tier-Independent Microfluidic Cooling for Heterogeneous 3D ICs, with Nonuniform Power Dissipation*
Yue Zhang, Li Zheng, Muhannad Bakir
Georgia Institute of Technology, United States

SESSION 5: UUNIT PROCESS I

Session Co-chairs:

Naoya Inoue, Renesas Electronics
Ivo Raaijmakers, ASM International nv

- 5-1** *INVITED - Damage Free Cryogenic Etching of Ultra Low-k Materials* (%
Mikhail R. Baklanov^{1}, Liping Zhang^{1}, Rémi Dussart^{2}, Jean-François
de Marneffe^{1}
^{1}IMEC, Belgium, ^{2}GREMI/Université d'Orléans, France

5-2 *Extremely Non-Porous Ultra-Low-K SiOCH (k=2.3) with Sufficient Modulus (>10 GPa), High Cu Diffusion Barrier and High Tolerance for Integration Process Formed by Large-Radius Neutral-Beam Enhanced CVD*

Yoshiyuki Kikuchi{2}, Akira Wada{1}, Seiji Samukawa{1}
{1}Institute of Fluid Science, Tohoku University, Japan; {2}Tokyo Electron Technology and Development Institute, Japan

5-3 *Macroscopic and microscopic interface adhesion strength of copper damascene interconnects*

Nobuyuki Shishido{4}, Shoji Kamiya{4}, Chuantong Chen{4}, Hisashi Sato{4}, Kozo Koiwa{4}, Masaki Omiya{3}, Masahiro Nishida{4}, Takashi Suzuki{1}, Tomoji Nakamura{1}, Takeshi Nokuo{2}, Toshiaki Suzuki{2}
{1}Fujitsu Laboratories Ltd., Japan; {2}JEOL Ltd., Japan; {3}Keio University, Japan; {4}Nagoya Institute of Technology, Japan

SESSION 6: UNIT PROCESS II

Session Co-chairs:

Ivo Raaijmakers, ASM International nv
Naoya Inoue, Renesas Electronics

6-1 *INVITED - Grain boundary and surface scattering in interconnect metals*

Kevin Coffey{2}, Katayun Barmak{1}, Tik Sun{2}, Andrew Warren{2}, Bo Yao{2}
{1}Columbia University, United States; {2}University of Central Florida, United States

6-2 *Deposition Behavior and Substrate Dependency of ALD MnOx Diffusion Barrier Layer*

Kenji Matsumoto{3}, Kaoru Maekawa{1}, Hiroyuki Nagai{3}, Junich Koike{2}
{1}TEL Technology Center, America, LLC., United States; {2}Tohoku University, Japan; {3}Tokyo Electron Ltd., Japan

6-3 *Pore-Sealing Process Initiated by Self-Assembled Layer for Extreme Low-K SiOCH (k=2.0)*

Akiko Kobayashi, Dai Ishikawa, Kiyohiro Matsushita, Nobuyoshi Kobayashi
ASM, Japan

SESSION 7: POSTER SESSION

- 7-1** *Early Screening Method of Chip-Package Interaction for Multi-Layer Cu/Low-K Structure Using High Load Indentation Test*)-
Tatsuya Usami, Tomoyuki Nakamura, Iwao Yashima
Renesas Electronics Corporation, Japan
- 7-2** *Early Failure of Short-Lead Metal Line and its Em Characterization with Wheatstone Bridge Test Structure in Advanced Cu/ULK BEOL Process** &
Tae-Young Jeong, Sari Windu, Dong-Cheon Baek, Jinseok Kim, Kyuho Tak, Miji Lee, Hyunjun Choi, Sangwoo Pae, Jongwoo Park
Samsung Electronics, Korea, South
- 7-3** *Redundancy Method to Assess Electromigration Lifetime in Power Grid Design**)
Boukary Ouattara{3}, Lise Doyen{2}, David Ney{2}, Habib Mehrez{1}, Pirouz Bazargan-Sabet{1}, Franck Lionel Bana{2}
{1}Laboratory of Computer Sciences, Paris 6 (LIP6), France;
{2}STMicroelectronics, France; {3}STMicroelectronics/Laboratory of Computer Sciences, Paris 6 (LIP6), France
- 7-4** *Compact Modeling and Optimization of Fine-Pitch Interconnects for Silicon Interposers**,
Vachan Kumar, Li Zheng, Muhannad Bakir, Azad Naeemi
Georgia Institute of Technology, United States
- 7-5** *Low Temperature Bonding of Sn/in-Cu Interconnects for Three-Dimensional Integration Applications*+ %
Ruoh-Ning Tzeng{2}, Yan-Pin Huang{2}, Yu-San Chien{2}, Ching-Te Chuang{2}, Wei Hwang{2}, Jin-Chern Chiou{2}, Ming-Shaw Shy{1}, Kuan-Neng Chen{2}, Teu-Hua Lin{1}, Kou-Hua Chen{1}, Chi-Tsung Chiu{1}, Ho-Ming Tong{1}
{1}Advanced Semiconductor Engineering Group, Taiwan; {2}Department of Electronics Engineering, National Chiao Tung University, Taiwan
- 7-6** *Thin Nickel Films Growth Using Plasma Enhanced Atomic Layer Deposition from η^3 -2-methylallyl N,N'-diisopropylacetamidinate Nickel(II)*+ (
Jiro Yokota{1}, Clement Lansalot{2}, Changhee Ko{1}
{1}Air Liquide Laboratories, Japan; {2}Air Liquide Laboratories Korea, Korea, South

- 7-7 *Annealing Effect on the Structure Characteristics of Nano-Scale Damascene Copper Lines***++
 Tatyana Konkova{1}, Sergey Mironov{2}, Yiqing Ke{1}, Jin Onuki{1}
 {1}Ibaraki University, Japan; {2}Tohoku University, Japan
- 7-8 *Endpoint Detection Using Optical Emission Spectroscopy in TSV Fabrication***; \$
 Ja Myung Gu{1}, Paragkumar Thadesar{1}, Ashish Dembla{1}, Sang Jeon Hong{2}, Muhannad Bakir{1}, Gary May{1}
 {1}Georgia Institute of Technology, United States; {2}Myongji University, Korea, South
- 7-9 *WITHDRAWN***
- 7-10 *Beam-Substrate Interaction During Tungsten Deposition by Helium Ion Microscope***; '
 Kazuyuki Kohama, Tomohiko Iijima, Misa Hayashida, Shinichi Ogawa,
 National Institute of Advanced Industrial Science and Technology(AIST), Japan
- 7-11 *Development and Evaluation of a-SiC:H Films Using a dimethylsilacyclopentane Precursor As a Low-K Cu Capping Layer***; *
 Els Van Besien, Cong Wang, Patrick Verdonck, Arjun Singh, Yohan Barbarin, Jean-François de Marneffe, Kris Vanstreels, Hilde Tielens, Marc Schaeckers, Mikhail R. Baklanov, Sven Van Elshocht
 IMEC, Belgium
- 7-12 *Stress Reduction Induced by Bosch Scallop on an Open TSV Technology***; -
 Anderson Singulani, Hajdin Ceric, Erasmus Langer
 Technical University of Vienna, Austria
- 7-13 *Fabrication and Electrical Characterization of 5x50um Through Silicon Vias for 3D Integration***- %
 Bharat Bhushan, Minrui Yu, John Dukovic, Loke Yuen Wong, Aksel Kitowski, Mun Kyu Park, John Hua, Shwetha Bolagond, Anthony C-T Chan, Chin Hock Toh, Arvind Sundarajan, Niranjan Kumar, Sesh Ramaswami
 Applied Materials, United States

7-14 *Electrical Properties of Multilayer Graphene Interconnects Prepared by Chemical Vapor Deposition*- (
Masayuki Katagiri, Hisao Miyazaki, Yuichi Yamazaki, Li Zhang, Takashi Matsumoto, Makoto Wada, Akihiro Kajita, Tadashi Sakai
Low-power Electronics Association & Project (LEAP), Japan

7-15 **WITHDRAWN**

7-16 *Numerical Simulations of High Heat Dissipation Technology in LSI 3-D Packaging Using Carbon Nanotube Through Silicon via (CNT-TSV) and Thermal Interface Material (CNT-TIM)*- +
Teppei Kawanabe{1}, Akio Kawabata{2}, Tomo Murakami{2}, Mizuhisa Nihei{2}, Yuji Awano{1}
{1}Keio University, Japan; {2}National Institute of Advanced Industrial Science and Technology, Japan

7-17 *Development of Sputtering Technology of Ta₂O₅/TaO_x Stacked Film for ReRAM Mass-Production*%\$\$
Natsuki Fukuda, Kazunori Fukuju, Yutaka Nishioka, Koukou Suu
ULVAC, Inc., Japan

SESSION 8: 3D INTEGRATION I

Session Co-chairs:

Azad Naeemi, Georgia Institute of Technology

Kenichi Takeda, Hitachi

8-1 *INVITED - Reliability Challenges of Through-Silicon-Via (TSV) Stacked Memory Chips for 3-D Integration: from Transistors to Packages*%\$'
Ho-Young Son, Woong-Sun Lee, Seung-Kwon Noh, Min-Suk Suh, Jae-Sung Oh, Nam-Seog Kim
SK Hynix, Korea, South

8-2 *Impact of Material and Microstructure on Thermal Stresses and Reliability of Through-Silicon via (TSV) Structures*%\$*
Tengfei Jiang{3}, Suk-Kyu Ryu{1}, Jay Im{3}, Ho-Young Son{2}, Nam-Seog Kim{2}, Rui Huang{3}, Paul Ho{3}
{1}Applied Materials Inc, United States; {2}SK Hynix Inc, Korea, South; {3}University of Texas at Austin, United States

- 8-3** ***Investigations on Partially Filled HAR TSVs for MEMS Applications***%&-
Lutz Hofmann, Ina Schubert, Knut Gottfried, Stefan E. Schulz, Thomas
Gessner
Fraunhofer ENAS, Germany

SESSION 9: NOVEL MATERIALS & PROCESS I

Session Co-chairs:

Mehul Naik, AMAT

Muhannad Bakir, Georgia Institute of Technology

- 9-1** ***INVITED - Interconnects with Single Conjugated Polymers***%&
Yuji Okawa^{1}, Swapan K. Mandal^{{1},{2}}, Marina Makarova^{1}, Masakazu
Aono^{1}
^{1}National Institute for Materials Science (NIMS), Japan;
^{2}Visva-Bharati University, India
- 9-2** ***A 0.9um Pixel Size Image Sensor Realized by Introducing Organic***%&
Photoconductive Film Into the BEOL Process
Shunsuke Isono, Tetsuo Satake, Takashi Hyakushima, Kenji Taki, Ryota
Sakaida, Shinji Kishimura, Shuji Hirao, Kotaro Nomura, Naoki Torazawa,
Makoto Tsutsue, Tetsuya Ueda
Panasonic Corporation, Japan
- 9-3** ***Origin of Large Contact Resistance in Organic Field-Effect***%&
Transistors
Takeo Minari, Chuan Liu
NIMS, Japan

SESSION 10: PROCESS INTEGRAION II

Session Co-chairs:

Nae-In Lee, Samsung Electronics

Susumu Matsumoto, Panasonic

- 10-1** ***INVITED - 48nm pitch Cu Dual-Damascene Interconnects using Self***%&%
Aligned Double Patterning Scheme
Shyng-Tsong Chen^{2}, Tae-Soo Kim^{3}, Seo-woo Nam^{1}, Neal
Lafferty^{2}, Chiew-Seng Koay^{2}, Nicole Saulnier^{2}, Wenhui Wang^{1},
Yongan Xu^{2}, Benjamin Duclaux^{4}, Yann Mignot^{4}, Marcy Beard^{2},
Yunpeng Yin^{2}, Hosadurga Shobha^{2}, Oscar Van der Straten^{2}, Ming
He^{1}, James Kelly^{2}, Matthew Colburn^{2}, Terry Spooner^{2}
^{1}Global Foundries, United States; ^{2}IBM, United States; ^{3}Samsung
Electronics, United States; ^{4}STMicroelectronics, United States

10-2 UV Cure Impact on Robust Low-K with Sub-nm Pores and High Carbon Content for High Performance Cu/Low-K BEOL Modules

Naoya Inoue^{3}, Fuminori Ito^{3}, Hosadurga Shobha^{2}, Stephen Gates^{2}, Todd Ryan^{1}, Kumar Virwani^{2}, Nancy Klymko^{2}, A. Madan^{2}, L. Tai^{2}, E. Adams^{2}, S. Cohen^{2}, Eric Liniger^{2}, Chao-Kun Hu^{2}, Yann Mignot^{4}, A. Grill^{2}, Terry Spooner^{2}
{1}Global Foundries, United States; {2}IBM, United States; {3}Renesas Electronics Corporation, Japan; {4}STMicroelectronics, United States

10-3 New Fluorocarbon Free Chemistry Proposed As Solution to Limit Porous SiOCH Film Modification During Etching

Nicolas Posseme^{2}, Laurent Vallier^{3}, Chia-Ling Kao^{1}, Christophe Licitra^{2}, Camille Petit-Etienne^{3}, Cedric Mannequin^{3}, Patrice Gonon^{3}, Sergey Belostotskiy^{1}, Jerehmia Pender^{1}, Sebastien Barnola^{2}, Olivier Joubert^{3}, Srinivas Nemani^{1}
{1}AMAT, United States; {2}CEA-LETI, France; {3}CNRS-LTM, France

SESSION 11: PROCESS INTEGRATION III

Session Co-chairs:

Susumu Matsumoto, Panasonic
Nae-In Lee, Samsung Electronics

11-1 CVD-Co/Cu(Mn) Integration and Reliability for 10 nm Node

Takeshi Nogami^{2}, Ming He^{1}, Xunyuan Zhang^{1}, Kunaljeet Tanwar^{1}, Raghuveer Patlolla^{1}, James Kelly^{2}, David Rath^{2}, Mahadevaiyer Krishnan^{2}, Xuan Lin^{1}, Oscar Straten^{2}, Hosadurga Shobha^{2}, Juntao Li^{2}, A. Madan^{2}, P. Flaitz^{2}, C. Parks^{2}, Chao-Kun Hu^{2}, C. Penny^{2}, A. Simon^{2}, T. Bolom^{1}, J. Maniscalco^{2}, D. Canaperi^{2}, Terry Spooner^{2}, D. Edelstein^{2}
{1}Global Foundries Inc., United States; {2}IBM Corp., United States

11-2 Demonstration of a 12 nm-Half-Pitch Copper Ultralow-K Interconnect Process

Jasmeet Chawla, Ramanan Chebiam, Rohan Akolkar, Gary Allen, Colin Carver, James Clarke, Florian Gstrein, Michael Harmes, Tejaswi Indukuri, Christopher Jezewski, B. Krist, H. Lang, A. Myers, Richard Schenker, K. J. Singh, R. Turkot, Hui Jae Yoo
Intel, United States

SESSION 12: 3D INTEGRATION II

Session Co-chairs:

Tetsu Tanaka, Tohoku University

Kenichi Takeda, Hitachi

12-1 INVITED - Development of 3D-stacked Reconfigurable Spin Logic Chip using Via-last Backside-via 3D Integration Technology

Tetsu Tanaka

Tohoku University, Japan

12-2 Novel Through-Silicon via Technologies for 3D System Integration

Paragkumar Thadesar, Ashish Dembla, Devin Brown, Muhannad Bakir

Georgia Institute of Technology, United States

12-3 INVITED - Interconnection Requirements and Multi-Die Integration for FPGAs

Arif Rahman, J. Schulz, R. Grenier, K. Chanda, M.J. Lee, D. Ratakonda,

H. Shi, Z. Li, K. Chandrasekar, J. Xie, and D. Ibbotson

Altera, United States

12-4 System-Level Analysis for 3D Interconnection Networks

Chenyun Pan, Azad Naeemi

Georgia Institute of Technology, United States

12-5 INVITED - 3D Integration challenges today: From technological toolbox to industrial prototypes

Thierry Mourier

Leti, France

SESSION 13: NOVEL MATERIALS & PROCESS II

Session Co-chairs:

Zsolt Tokei, IMEC

Andreas Klipp, BASF Electronic Materials

13-1 Graphene Interconnects Selectively Grown on Catalytic Metal Damascene Structure and its Growth Mechanism on Ni Catalyst

Makoto Wada, Taishi Ishikura, Daisuke Nishide, Ban Ito, Yuichi Yamazaki,

Tatsuro Saito, Atsunobu Isobayashi, Munehito Kagaya, Takashi

Matsumoto, Masayuki Kitamura, Atsuko Sakata, Masahito Watanabe,

Naoshi Sakuma, Akihiro Kajita, Tadashi Sakai

Low-power Electronics Association and Project (LEAP), Japan

13-2 Intercalated Multi-Layer graphene Grown by CVD for LSI Interconnects

Daiyu Kondo, Haruhisa Nakano, Bo Zhou, Ichiro Kubota, Kenjiro Hayashi, Katsunori Yagi, Makoto Takahashi, Motonobu Sato, Shintaro Sato, Naoki Yokoyama
Collaborative Research Team Green Nanoelectronics Center (GNC), AIST, Japan

13-3 Electrical Improvement of CNT Contacts with Cu Damascene Top Metallization

Marleen van der Veen^{1}, Yohan Barbarin^{1}, Bart Vereecke^{1}, Masahito Sugiura^{2}, Yusaku Kashiwagi^{2}, Daire Cott^{1}, Cedric Huyghebaert^{1}, Zsolt Tökei^{1}
^{1}imec, Belgium; ^{2}Tokyo Electron Ltd., Japan

13-4 Carbon Nanotube vias Fabricated at Back-End of Line Compatible Temperature Using a Novel CoAl Catalyst

Sten Vollebregt, Hugo Schellevis, Kees Beenakker, Ryoichi Ishihara
Delft University of Technology, Netherlands