

2012 IEEE Asia Pacific Conference on Circuits and Systems

**Kaohsiung, Taiwan
2 – 5 December 2012**



IEEE Catalog Number: CFP12APC-PRT
ISBN: 978-1-4577-1726-0

APCCAS 2012 Technical Program

A1L-AAdvanced Circuit Techniques for Implantable Human-IC Interface Microsystems

Time: Monday, December 3, 13:30 - 15:10

Location: Room of Coral

Chair: Anh Tuan Do, *Nanyang Technological University, Singapore*

A 9.87 nW 1 kS/s 8.7 ENOB SAR ADC for Implantable Epileptic Seizure Detection

Microsystems 1

Anh Tuan Do², Chun Kit Lam², Yung Sern Tan², Kiat Seng Yeo², Jia Hao Cheong¹, Lei Yao¹, Meng Tong Tan¹, Minkyu Je¹

¹Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore; ²Nanyang Technological University, Singapore

A Fully Digital Green LDO Regulator Dedicated for Biomedical Implant Using a Power-Aware Binary Switching Technique

5

Chiang Liang Kok, Qi Huang, Di Zhu, Liter Siek, Wei Meng Lim

Nanyang Technological University, Singapore

A Low-Power, Reconfigurable Smart Sensor System for EEG Acquisition and Classification

9

Dinup Sukumaran², Yao Enyl², Sun Shuo², Arindam Basu², Dongning Zhao¹, Justin Dauwels²

¹Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore; ²Nanyang Technological University, Singapore

A 96x96 1V Ultra-Low Power CMOS Image Sensor for Biomedical Application

13

Tongxi Wang¹, Xiwei Huang¹, Mei Yan¹, Hao Yu¹, Kiat Seng Yeo¹, Ismail Cevik², Suat Ay²

¹Nanyang Technological University, Singapore; ²University of Idaho, United States

Integrated Circuits Design for Neural Recording Sensor Interface

17

Zou Xiaodan¹, Liu Lei², Tan Yung Sern², Je Minkyu¹, Yeo Kiat Seng²

¹Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore; ²Nanyang Technological University, Singapore

A1L-B High-Precision Analog-to-Digital and Digital-to-Analog Converters

Time: Monday, December 3, 13:30 - 15:10

Location: Room of Crystal

Chair: Akira Yasuda, *Hosei University, Japan*

The Evolution and Developing Tendency of DAC Design Methods (Invited Paper)

21

Bing Han², Jian-Guo Ma¹

¹Tianjin University, China; ²University of Electronic Science and Technology of China, China

A Novel Quantization Algorithm Suitable for High-Speed Analog-to-Digital Converters

25

Nasim Soufizadeh-Balaneji, Khayrollah Hadidi

Urmia University, Iran

A Robust NTF Zero Optimization Technique for Both Low and High OSRs Sigma-Delta Modulators

29

Yun Du, Tao He, Yang Jiang, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins

University of Macau, China

A DT 0-2 MASH Sigma-Delta Modulator with VCO-Based Quantizer for Enhanced Linearity

33

Tao He, Yun Du, Yang Jiang, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins

University of Macau, China

A1L-C DSP for Communication

Time: Monday, December 3, 13:30 - 15:10

Location: Room of Pearl

Chair: Izzet Kale, *University of Westminster, UK*

Blind Channel Estimation for MIMO-OFDM Systems with Repeated Time-Domain Symbols 37

Shih-Hao Fang², Ju-Ya Chen³, Jing-Shiun Lin², Ming-Der Shieh², Wei-Chieh Huang¹, Jen-Yuan Hsu¹

¹*Industrial Technology Research Institute, Taiwan;* ²*National Cheng Kung University, Taiwan;*

³*National Sun Yat-sen University, Taiwan*

Comparative Performance Analysis of a Streamlined Iteration Cancellation Technique for MIMO-OFDM Systems with Memoryless Nonlinearity 41

Dragana Barjamovic, Izzet Kale

University of Westminster, United Kingdom

Kernel-Stopped Parallel Turbo Decoding for HomePlug Green PHY Systems 45

Li-An Ou, Chih-Chia Wei, Kuang-Yi Hsu, Cheng-Hung Lin

Yuan Ze University, Taiwan

Increasing the Energy Efficiency of WSNs Using Algebraic Soft-Decision Reed-Solomon Decoders 49

Wei Zhang², Xinxiao Zhang¹, Hao Wang²

¹*Case Western Reserve University, United States;* ²*Tianjin University, China*

Envelope Detection Based Workload Prediction for Partial Decoding Scheme 53

Chen Liu², Xin Jin¹, Satoshi Goto²

¹*Tsinghua University, China;* ²*Waseda University, Japan*

A1L-D Power Converter and Applications

Time: Monday, December 3, 13:30 - 15:10

Location: Room of Alexandrite

Chairs: Tadashi Suetsugu, *Fukuoka University, Japan*

Hirotaka Koizumi, *Tokyo University of Science, Japan*

A Comparative Study of Hysteretic Voltage-Mode Buck Converters for High Switching Frequency and High Accuracy 57

King-Man Lai, Chenchang Zhan, Wing-Hung Ki

Hong Kong University of Science and Technology, Hong Kong

A Reconfigurable Seamless-Transition DC-DC Converter with Lossless Current-Sensing Technique 61

Fenjie Yuan, Xiaobo Wu, Sheng Liu

Zhejiang University, China

DC-DC Converter with Continuous-Time Feed-Forward Sigma-Delta Modulator Control 65

Hong Gao³, Lin Xing³, Yasunori Kobori³, Feng Zhao³, Haruo Kobayashi³, Shyunsuke Miwa³,

Atsushi Motozawa³, Zachary Nosker³, Kiichi Niitsu³, Nobukazu Takai³, Takahiro Odaguchi¹,

Isao Nakanishi¹, Jun-ichi Matsuda²

¹*AKM Technology Corporation, Japan;* ²*Asahi Kasei Power Devices Corporation, Japan;*

³*Gunma University, Japan*

Half-Wave Class DE Low dv/dt Rectifier 69

Kazuaki Fukui, Hirotaka Koizumi

Tokyo University of Science, Japan

Inductively Coupled Wireless Power Transfer with Class-DE Power Amplifier 73

Tomoharu Nagashima¹, Xiuqin Wei², Tadashi Suetsugu², Hiroo Sekiya¹

¹*Chiba University, Japan;* ²*Fukuoka University, Japan*

A2L-A Circuits and Systems for Bio-inspired Systems and Prosthetic Devices (BioPro)

Time: Monday, December 3, 15:40 - 17:20

Location: Room of Coral

Chair: Kea-Tiong Tang, *National Tsing Hua University, Taiwan*

Design of High Voltage Digital-to-Analog Converter for Electrical Stimulator 77

Ya-Hsin Hsueh, Guei-Rong Chen

*National Yunlin University of Science and Technology, Taiwan***The Heterogeneous Sensor System on Chip 81**

C.-H Lee, W.-Y Chuang, C.-T Lin, S.-H. Lin, W.-J. Wu

*National Taiwan University, Taiwan***Burst-Pulse Control of Microstimulator for Bladder Controller 84**

Chen-Yueh Huang, Shuenn-Yuh Lee, Jia-Hua Hong, Ming-Chun Liang, Cheng-Han Hsieh

*National Chung Cheng University, Taiwan***A Spiking Neural Network Chip for Odor Data Classification 88**

Hung-Yi Hsieh, Kea-Tiong Tang

*National Tsing Hua University, Taiwan***An Implantable Microsystem for Studying the Parkinson's Disease 92**

Yung-Chan Chen, Yu-Po Lin, Tsui-Ling Hsieh, Chun-Yi Yeh, Pin-Yang Huang, Hung-Chih

Chiu, Zong-Ye Wang, Wen-Yang Hsu, Po-Chiun Huang, Kea-Tiong Tang, Hsi-Pin Ma, Hsin

Chen

National Tsing Hua University, Taiwan

A2L-B Nonlinear Circuits and Systems

Time: Monday, December 3, 15:40 - 17:20

Location: Room of Crystal

Chair: Tadashi Tsubone, *Nagaoka University of Technology, Japan*

Analysis of an Interrupted Circuit with Fast-Slow Bifurcation 96Yutaka Izumi¹, Hiroyuki Asahara¹, Kazuyuki Aihara², Takuji Kousaka¹¹*Oita University, Japan;* ²*University of Tokyo, Japan***Key-Sensitivity Improvement of Block Cipher Systems Based on Nonlinear Feedback****Shift Registers 100**

Kotaro Fukuda, Akio Tsuneda

*Kumamoto University, Japan***Fault Tolerance of Simplified Parallel Power Converters with Current Sharing Function... 104**

Toshiyasu Ohata, Shota Kirikawa, Toshimichi Saito

*Hosei University, Japan***A MATLAB Program for Volterra Distortion Analysis in CMOS Switched Source****Follower 108**Hailang Liang², Jin He², Cheng Wang², Xiaoan Zhu¹, Mansun Chan¹¹*Hong Kong University of Science and Technology, China;* ²*PKU-HKUST Shenzhen-Hongkong Institution, China*

A2L-C Low Power VLSI Design

Time: Monday, December 3, 15:40 - 17:20

Location: Room of Pearl

Chairs: Ko-Chi Kou, *National Sun Yet-sen University, Taiwan*

Zhi Hui Kong, *Nanyang Technological University, Singapore*

A Low-Power Sense Amplifier for Adiabatic Memory Using Memristor 112

Yuki Urata¹, Yasuhiro Takahashi¹, Toshikazu Sekine¹, Nazrul Anuar Nayan²

¹Gifu University, Japan; ²National University of Malaysia, Malaysia

Design and Implementation of Dynamic Word-Line Pulse Write Margin Monitor for SRAM 116

Shao-Cheng Wang², Geng-Cing Lin², Yi-Wei Lin², Ming-Chien Tsai², Yi-Wei Chiu², Shyh-Jye Jou², Ching-Te Chuang², Nan-Chun Lien^{1,2}, Wei-Chiang Shih¹, Kuen-Di Lee¹, Jyun-Kai Chu¹

¹Faraday Technology Corporation, Taiwan; ²National Chiao Tung University, Taiwan

Low Power Delay Locked Loop with All Digital Controlled SAR Delay Cell 120

Ko-Chi Kuo, Chung-Yuan Chang, Si-Hsien Li

National Sun Yat-sen University, Taiwan

2PCDAL: Two-Phase Clocking Dual-Rail Adiabatic Logic 124

Yasuhiro Takahashi¹, Zhongyu Luo¹, Toshikazu Sekine¹, Nazrul Anuar Nayan², Michio Yokoyama³

¹Gifu University, Japan; ²National University of Malaysia, Malaysia; ³Yamagata University, Japan

A Sample-Time Error Calibration Technique in Time-Interleaved ADCs with Correlation-Based Detection and Voltage-Controlled Compensation 128

Yiwen Zhang, Xiaoshi Zhu, Chixiao Chen, Fan Ye, Junyan Ren

Fudan University, China

A2L-D Visual Signal Processing & Communications

Time: Monday, December 3, 15:40 - 17:20

Location: Room of Alexandrite

Chair: Po-Ming Lee, *Southern Taiwan University, Taiwan*

Improvements of Quasi-Cyclic Low-Density Parity-Check Codes Based on Hybrid Structures of BIBD's Schemes 132

Chao-Chin Yang², Jen-Fa Huang³, Ta-Chun Nieh³, Chun-Ming Huang¹

¹Chung-Shan Institute of Science and Technology, Taiwan; ²Kun Shan University, Taiwan;

³National Cheng Kung University, Taiwan

Saliency Detection Improved by Principle Component Analysis and Boundary Scoring Approach 136

Chien-Chi Chen, Po-Hung Wu, Jian-Jiun Ding, Hsin-Hui Chen

National Taiwan University, Taiwan

An SNR-Aware Inter-Symbol Data-Mapping Precoding Scheme for Single-Carrier Systems 140

Yingtsung Lin, Saugee Chen

National Chiao Tung University, Taiwan

Fast Intra Prediction Algorithm with Transform Domain Edge Detection for HEVC 144

Yi-Ching Ting, Tian Sheuan Chang

National Chiao Tung University, Taiwan

A3P-F Analog Circuit Design Techniques

Time: Monday, December 3, 15:40 - 17:20

Location: Room of Amber

Chair: Shigetoshi Nakatake, *The University of Kitakyushu, Japan***A Dynamic-Range-Improved 2.4GHz WLAN Class-E PA Combining PWPM and Cascode Modulation..... 148**

Yinsidi Jiao, Wei-Han Yu, Pui-In Mak, Rui Paulo Martins

*University of Macau, China***A 0.6-V Subthreshold-Leakage Supressed CMOS Fully Differential Switched-Capacitor Amplifier 152**

Tsung-Sum Lee, Wen-Zhe Lu, Yi-Cheng Huang

*National Yunlin University of Science and Technology, Taiwan***A Novel Capacitively-Coupled Instrumentation Amplifier Employing Chopping and Auto-Zeroing 156**

Peng Sun, Menglian Zhao, Xiaobo Wu, Rui Fan

*Zhejiang University, China***A 1-V CDS Bandgap Reference Without on-Chip Resistors 160**Peng-Yu Chen², Soon-Jyh Chang², Chung-Ming Huang¹, Jin-Fu Lin¹¹*Himax Technologies Inc., Taiwan;* ²*National Cheng Kung University, Taiwan***A Small Die Area and High Linearity 10-bit Capacitive Three-Level DAC 164**

Keigo Oshiro, Daisuke Kanemoto, Haruichi Kanaya, Ramesh Pokharel, Keiji Yoshida

*Kyushu University, Japan***A3P-H Biomedical Circuits and Systems (III)**

Time: Monday, December 3, 15:40 - 17:20

Location: Room of Amber

Chair: Hsueh Tao Chou, *National Yunlin University of Science and Technology, Taiwan***A Low-Power MICS Fractional-N Frequency Synthesizer for Implantable Biomedical Systems 168**

Kwan Wai Li, Ka Nang Leung

*Chinese University of Hong Kong, China***An Impedance Measurement Analog Front End for Wirelessly Bioimplantable Applications 172**Cihun-Siyong Alex Gong¹, Kai-Wen Yao², Muh-Tian Shieue², Yin Chang³¹*Industrial Technology Research Institute, Taiwan;* ²*National Central University, Taiwan;*³*National Yang-Ming University, Taiwan***Biochemical Sensor Interface Circuits with Differential Difference Amplifier 176**Shin-II Lim², Insub Choi², Han-Ho Lee¹¹*Inha University, South Korea,* ²*Seokyeong University, South Korea*

B1L-A Low Power RF/mm-Wave IC Design and Technology (I)

Time: Tuesday, December 4, 10:45 - 12:15

Location: Room of Coral

Chair: Kiat Seng Yeo, *Nanyang Technological University, Singapore*

A 12-GHz High Output Power Amplifier Using 0.18um SiGe BiCMOS for Low Power Applications	180
Thangarasu Bharatha Kumar, Kaixue Ma, Kiat Seng Yeo, Wei Meng Lim <i>Nanyang Technological University, Singapore</i>	
Recent Progress in Silicon-Based Millimeter-Wave Power Amplifier.....	184
Jiangan Han, Zhi-Hui Kong, Kaixue Ma, Kiat Seng Yeo <i>Nanyang Technological University, Singapore</i>	
On-Chip Tunable Low Pass Filter with Improved Stopband Using New Cross Coupled Topology	188
Kaixue Ma, Shouxian Mou, Kiat Seng Yeo, Wei Meng Lim <i>Nanyang Technological University, Singapore</i>	
A V-band Power Amplifier with 11.6dB Gain and 7.8% Pae in GaAs 0.15um pHEMT Process Technology.....	192
Ming-Wei Wu, Chien-Pai Wu, Yen-Chung Chiang <i>National Chung Hsing University, Taiwan</i>	

B1L-B Nonlinear Oscillations

Time: Tuesday, December 4, 10:45 - 12:15

Location: Room of Crystal

Chair: Toshimichi Saito, *Hosei University, Japan*

An Approach to All Modes of Nonlinear Oscillations in Three-Phase Circuits by Computer Algebra System (Invited Paper).....	196
Kohshi Okumura <i>Simon Fraser University, Canada</i>	
A Search Algorithm of Bifurcation Point in an Impact Oscillator with Periodic Threshold.....	200
Goki Ikeda ¹ , Hiroyuki Asahara ¹ , Kazuyuki Aihara ² , Takuji Kousaka ¹ ¹ <i>Oita University, Japan; </i> ² <i>University of Tokyo, Japan</i>	
Double-Mode Oscillation in Chaotic Circuits Coupled by a Time-Varying Resistor	204
Masaaki Kojima, Yoko Uwate, Yoshifumi Nishio <i>Tokushima University, Japan</i>	
Stabilizing Unstable Periodic Orbits in Higher Dimensional Systems Based on Stability Transformation Method	208
Takumi Hasegawa, Tadashi Tsubone <i>Nagaoka University of Technology, Japan</i>	

B1L-C Low Complexity Circuits and Systems for Communications

Time: Tuesday, December 4, 10:45 - 12:15

Location: Room of Pearl

Chair: Yuan-Hao Huang, *National Tsing-Hua University, Taiwan***Design of Monolithic Silicon-Based Envelope-Tracking Power Amplifiers for Broadband Wireless Applications (Invited Paper)..... 212**Donald Lie, Yan Li, Ruili Wu, Weibo Hu, Jerry Lopez, Cliff Schecht, Yenting W. Liu
*Texas Tech University, United States***Hardware Complexities of Low-Complexity Chase Reed Solomon Decoders and Comparisons 216**Hao Wang, Wei Zhang, Jing Wang, Zhe Jiang
*Tianjin University, China***A Comparative Study of a Low Doppler Shift in a Carrier Tracking Loop for GPS 220**Sevket Cetinsel, Richard Morling, Izzet Kale
*University of Westminster, United Kingdom***Low-Complexity Lattice Reduction Architecture Using Interpolation-Based QR Decomposition for MIMO-OFDM Systems 224**I-Wen Liu, Chun-Fu Liao, Fang-Chun Lan, Yuan-Hao Huang
*National Tsing Hua University, Taiwan***B1L-D Biomedical Circuits and Systems (I)**

Time: Tuesday, December 4, 10:45 - 12:15

Location: Room of Alexandrite

Chair: Hsueh Tao Chou, *National Yunlin University of Science and Technology, Taiwan***Linear Programmable Gain Amplifier Using Reconfiguration Local-Feedback Transconductors..... 228**Tzung-Je Lee¹, Wen-Je Lu², Wei-Chih Hsiao², Chua-Chin Wang²
¹*Cheng Shiu University, Taiwan;* ²*National Sun Yat-sen University, Taiwan***A Low Power Programmable Band-Pass Filter with Novel Pseudo-Resistor for Portable Biopotential Acquisition System 232**Shunli Ma, Changming Chen, Yiwen Zhang, Junyan Ren
*Fudan University, China***Implementation of a Personal Health Monitoring System in Cardiology Application 236**Liang-Hung Wang¹, Tsung-Yen Chen¹, Shuenn-Yuh Lee¹, Huan Chen²¹*National Chung Cheng University, Taiwan;* ²*National Chung Hsing University, Taiwan***Automated Malaria Parasite Detection in Thin Blood Films:- a Hybrid Illumination and Color Constancy Insensitive, Morphological Approach 240**Saumya Kareem, Izzet Kale, Richard Morling
University of Westminster, United Kingdom

B2L-A LowPower RF/mm-Wave IC Design and Technology (II)

Time: Tuesday, December 4, 13:30 - 15:10

Location: Room of Coral

Chair: Kaixue Ma, *Nanyang Technological University, Singapore***A Low Power Millimetre-Wave VCO in 0.18 um SiGe BiCMOS Technology 244**

Qiong Zou, Kaixue Ma, Wanxin Ye, Kiat Seng Yeo

*Nanyang Technological University, Singapore***Design of Quarter-Wavelength Resonator Filters with Coupling Controllable Paths 248**Fanyi Meng, Kaixue Ma, Shanshan Xu, Kiat Seng Yeo, Chirn Chye Boon, Wei Meng Lim,
Manh Anh Do*Nanyang Technological University, Singapore***A 60GHz on-Chip Antenna in Standard CMOS Silicon Technology 252**

Wanlan Yang, Kaixue Ma, Kiat Seng Yeo, Wei Meng Lim

*Nanyang Technological University, Singapore***Low-Power High-Speed Dual-Modulus Prescaler for Gb/s Applications 256**

Keping Wang, Kaixue Ma, Kiat Seng Yeo

*Nanyang Technological University, Singapore***B2L-B ADC Design Techniques**

Time: Tuesday, December 4, 13:30 - 15:10

Location: Room of Crystal

Chair: Masao Hotta, *Tokyo City University, Japan***1MS/s Low Power Successive Approximations Register ADC for 67-fJ/Conversion-Step.. 260**

Wen-Cheng Lai, Jhin-Fang Huang, Wei-Jian Lin

*National Taiwan University of Science and Technology, Taiwan***A Pipelined SAR ADC with Loading-Separating Technique in 90-nm CMOS Technology .. 264**Sheng-Hsiung Lin², Jin-Fu Lin¹, Guan-Ying Huang², Soon-Jyh Chang²¹Himax Technologies Inc., Taiwan; ²National Cheng Kung University, Taiwan**A 10-bit SAR ADC with Two Redundant Decisions and Splitted-MSB-Cap DAC Array 268**

Wenlan Wu, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins

*University of Macau, China***A Compact 16-bit Dual-Slope Integrating Circuit for Direct Analog-to-Residue
Conversion 272**Howard Tang, Joshua Yung Lih Low, Jeremy Yung Shern Low, Liter Siek, Ching Chuen Jong,
Chip-Hong Chang*Nanyang Technological University, Singapore***Multiple-Output Neuron MOS Current Mirror with Bias Circuit Suitable for Digital-to-
Analog Converter 276**Satoshi Matsumoto², Sumio Fukai², Akio Shimizu¹, Yohei Ishikawa¹¹Ariake National College of Technology, Japan; ²Saga University, Japan

B2L-C Digital Filter Design

Time: Tuesday, December 4, 13:30 - 15:10

Location: Room of Pearl

Chair: Takao Hinamoto, Hiroshima University, Japan

Design and Application of Wide-Range Variable Fractional Delay Filter	280
--	------------

Chien-Cheng Tseng², Su-Ling Lee¹

¹*Chang-Jung Christian University, Taiwan;* ²*National Kaohsiung First University of Science and Technology, Taiwan*

Roundoff Noise Reduction in State-Space Digital Filters Using High-Order Error Feedback and Realization	284
--	------------

Takao Hinamoto¹, Akimitsu Doi¹, Wu-Sheng Lu²

¹*Hiroshima Institute of Technology, Japan;* ²*University of Victoria, Canada*

A Design of a Synthesis Filter Bank with Fractional Scalability Factors	288
--	------------

Fumio Itami¹, Eiji Watanabe²

¹*Saitama Institute of Technology, Japan;* ²*Shibaura Institute of Technology, Japan*

Weighted Least Squares Design of Wideband Digital Integrator Using Interlaced Sampling Method	292
--	------------

Chien-Cheng Tseng², Su-Ling Lee¹

¹*Chang-Jung Christian University, Taiwan;* ²*National Kaohsiung First University of Science and Technology, Taiwan*

A Unified {2ⁿ}-1, 2ⁿ, 2ⁿ+1} RNS Scaler with Dual Scaling Constants.....	296
---	------------

Jeremy Yung Shern Low, Thian Fatt Tay, Chip-Hong Chang

Nanyang Technological University, Singapore

B2L-D Biomedical Circuits and Systems (II)

Time: Tuesday, December 4, 13:30 - 15:10

Location: Room of Alexandrite

Chair: Hsueh Tao Chou, National Yunlin University of Science and Technology, Taiwan

A Reconfigurable 16-Channel HV Stimulator ASIC for Spinal Cord Stimulation Systems ..	300
--	------------

Chua-Chin Wang¹, Tzu-Chiao Sung¹, Yi-Hong Wu¹, Chia-Hao Hsu¹, Doron Shmilovitz²

¹*National Sun Yat-sen University, Taiwan;* ²*Tel Aviv University, Israel*

DELTRON: Neuromorphic Architectures for Delay Based Learning	304
---	------------

Shaista Hussain¹, Arindam Basu¹, Mark Wang³, Tara Hamilton²

¹*Nanyang Technological University, Singapore;* ²*University of New South Wales, Australia;*

³*University of Western Sydney, Australia*

Dynamical Systems Design of Nonlinear Oscillators Using Phase Reduction Approach... 	308
---	------------

Kazuki Nakada², Keiji Miura³, Tetsuya Asai¹, Hisa-Aki Tanaka⁴

¹*Hokkaido University, Japan;* ²*Kyushu University, Japan;* ³*Tohoku University, Japan;* ⁴*University of Electro-Communications, Japan*

Low-Power Circuit Structures for Chip-Scale Stimulating Implants.....	312
--	------------

Torsten Lehmann², Louis Jung², Yashodhan Moghe², Hosung Chun¹, Yuanyuan Yang¹, Asish Zac Alex²

¹*University of Melbourne, Australia;* ²*University of New South Wales, Australia*

B3P-F Circuits and Systems for Communications

Time: Tuesday, December 4, 13:30 - 15:10

Location: Room of Amber

Chair: Tzung-Je Lee, *Cheng Shiu University, Taiwan***A Multi-Rate SerDes Transceiver for IEEE 1394b Applications..... 316**Longfei Wei¹, Jinyue Ji¹, Haiqi Liu¹, Qiang Li^{1,2}¹*University of Electronic Science and Technology of China, China*, ²*Aarhus University, Denmark***A Reconfigurable Aperture Coupled Microstrip Patch Antenna with Beam Steering Capability on Silicon..... 320**

Pradeep Reddy, Ashudeb Dutta, ShivGovind Singh

*Indian Institute of Technology Hyderabad, India***SOI Vs. Bulk for Wireless Application 324**

Amir Owzar, Ertan Baykal, Paulo Felicio, T. Zheng, Ralph Stephan, Markus Helfenstein, Rolf Becker

*ST-Ericsson, Switzerland***Design of a 843MHz 35μW SAW Oscillator Using Device and Circuit Co-Design Technique 328**Yao Zhu^{1,2}, Yuanjin Zheng², Chee Leong Wong², Minkyu Je¹, Khine Lynn¹, Piotr Kropelnicki¹, Julius Tsai Ming Lin¹¹*Agency for Science, Technology and Research, Singapore*; ²*Nanyang Technological University, Singapore***B3P-G Power Electronics and Power Integrated Circuits**

Time: Tuesday, December 4, 13:30 - 15:10

Location: Room of Amber

Chairs: Tara Julia Hamilton, *University of New South Wales, Australia*Hiroo Sekiya, *Chiba University, Japan***Optimal Design Method for Chip-Area-Efficient CMOS Low-Dropout Regulator..... 332**

Sho Ikeda, Hiroyuki Ito, Noboru Ishihara, Kazuya Masu

*Tokyo Institute of Technology, Japan***Maximum Power Point Tracking (MPPT) via Weightless Swarm Algorithm (WSA) on Cloudy Days 336**Tiew On Ting⁴, Ka Lok Man⁴, Sheng-Uei Guan⁴, T.T. Jeong³, J.K. Seon², Prudence W.H. Wong¹¹*Liverpool University, United Kingdom*; ²*LS Industrial System, South Korea*; ³*Myongji University, South Korea*; ⁴*Xian Jiaotong-Liverpool University, China***A Voltage Equalizer Using Flyback Converter with Active Clamp 340**

Tomoyuki Mizuno, Tomoshige Inoue, Keisuke Iwasawa, Hirotaka Koizumi

*Tokyo University of Science, Japan***Development of Three-Phase to Single-Phase Matrix Converter for Improvement of Three-Phase Voltage Unbalance in Distribution System 344**Ryota Mizutani², Hirotaka Koizumi², Eiji Kamiya¹, Kentaro Hirose¹¹*Tokyo Electric Power Company, Japan*; ²*Tokyo University of Science, Japan***Synchronous Buck-Boost Converter on a Silicon-on-Sapphire 0.5μm Process 348**

Libin George, Torsten Lehmann, Tara Julia Hamilton

University of New South Wales, Australia

B3P-H Artificial Neural Network Systems

Time: Tuesday, December 4, 13:30 - 15:10

Location: Room of Amber

Chair: Hiroyuki Asahara, *Oita University, Japan*

Development of an Artificial Neural Network System for Sulphate-Reducing Bacteria Detection by Using Model-Based Design Technique	352
Earn Tzeh Tan, Zaini Abdul Halim <i>University Sains Malaysia, Malaysia</i>	
Improvement of Learning Performance of Multi-Layer Perceptron by Two Different Pulse Glial Networks	356
Chihiro Ikuta ¹ , Yoko Uwate ¹ , Yoshifumi Nishio ¹ , Guoan Yang ² ¹ <i>Tokushima University, Japan</i> ; ² <i>Xi'an Jiaotong University, China</i>	

B4L-A Specific Embedded System Design

Time: Tuesday, December 4, 15:40 - 17:20

Location: Room of Coral

Chairs: Ching-Lung Su, *National Yunlin University of Science & Technology, Taiwan*
Shanq-Jang Ruan, *National Taiwan University of Science & Technology, Taiwan*

Low Complexity Photo Sensor Dead Pixel Detection Algorithm	360
Chien-Wei Chen ¹ , Chao-Yi Cho ¹ , Yi-Fa Sun ¹ , Tse-Min Chen ¹ , Ching-Lung Su ² ¹ <i>Industrial Technology Research Institute, Taiwan</i> ; ² <i>National Yunlin University of Science and Technology, Taiwan</i>	
An OMNeT ++ Based Network-on-Chip Simulator for Embedded Systems	364
Ahmad Mansour, Jürgen Götz <i>Technische Universität Dortmund, Germany</i>	
Cache Utilization-Aware Scheduling for Multicore Processors	368
Edward Chu, Wen-Wei Lu <i>National Yunlin University of Science & Technology, Taiwan</i>	
A Design for Testability of Non-Volatile Memory Reliability Test for Automotive Embedded Processor	372
Chung Chuang, Chun-Yen Wu, Chi-Chun Hsu, Li-Ren Huang, Wei-Min Cheng, Wen-Dar Hsieh <i>Industrial Technology Research Institute, Taiwan</i>	
Intelligent Applications Design in Automotive Infortainment Systems.....	376
Hao-Chan Ting, Shih-Sheng Chen, Kevin Labille, Yu-Wen Tsai, Yen-Hsiang Chen, Shanq-Jang Ruan <i>National Taiwan University of Science and Technology, Taiwan</i>	

B4L-B Designs and Techniques for System-on-Chip

Time: Tuesday, December 4, 15:40 - 17:20

Location: Room of Crystal

Chairs: Lih-Yih Chiou, *National Cheng Kung University, Taiwan*
Chh-Wei Liu, *National Chiao Tung University, Taiwan*

Buffer Size Minimization Method Considering Mix-Clock Domains and Discontinuous Data Access..... 380

Lih-Yih Chiou¹, Liang-Ying Lu¹, Bo-Chi Lin¹, Alan P. Su²

¹*National Cheng Kung University, Taiwan*; ²*OddPoint Studio, Taiwan*

A Low-Voltage, Low-Power Subthreshold CMOS Voltage Reference Without Resistors and High Threshold Voltage Devices..... 384

Jun Zhang, Yunling Luo, Qiaobo Wang, Jingjing Li, Zhuqian Gong, Hongzhou Tan, Yunliang Long

Sun Yat-sen University, China

Intrinsic Capacitance Extraction and Estimation for System-on-Chip Power Delivery Development 388

Li Chuang Quek, Bok Eng Cheah, Wai Ling Lee, Weng Chong Sam

Intel Microeletronic, Malaysia

Design and FPGA Implementation of a FMCW Radar Baseband Processor 392

Yin-Tsung Hwang², Yi-Chieh Chen², Cheng-Ru Hong², Yu-Ting Pei¹, Chi-Ho Chang¹, Jui-Chi Huang¹

¹*Chung-Shan Institute of Science & Technology, Taiwan*; ²*National Chung Hsing University, Taiwan*

A Modularized 3D Heterogeneous System Integration Platform..... 396

Chun-Ming Huang, Chih-Chyau Yang, Chien-Ming Wu, Chih-Hsing Lin, Chun-Chieh Chiu, Yi-Jun Liu, Chun-Chieh Chu, Nien-Hsiang Chang, Wen-Ching Chen

NARL National Chip Implementation Center, Taiwan

B4L-C VLSI Systems

Time: Tuesday, December 4, 15:40 - 17:20

Location: Room of Pearl

Chair: Ya-Hsin Hsueh, *National Yunlin University of Science and Technology, Taiwan*

A Novel Hardware-Oriented Decoding Algorithm for Non-Binary LDPC Codes 400

Hong Yang¹, Qingqing Yang¹, Yuanwei Fang¹, Xiaofang Zhou¹, Gerald Sobelman²

¹*Fudan University, China*; ²*University of Minnesota, United States*

A Hybrid NoC Architecture Utilizing Packet Transmission Priority Control Method 404

Seungju Lee², Nozomu Togawa², Yusuke Sekihara¹, Takashi Aoki¹, Akira Onozawa¹

¹*NTT Microsystem Integration Lab., Japan*; ²*Waseda University, Japan*

Asynchronous AHB Bus Interface Designs in a Multiple-Clock-Domain Graphics System 408

Shen-Fu Hsiao, Chi-Guang Lin, Po-Han Wu, Chia-Sheng Wen

National Sun Yat-sen University, Taiwan

A Post-Processing Scan-Chain Watermarking Scheme for VLSI Intellectual Property Protection 412

Aijiao Cui¹, Chip-Hong Chang²

¹*Harbin Institute of Technology Shenzhen Graduate School, China*; ²*Nanyang Technological University, Singapore*

A Robust Multithreaded HDL/ESL Simulator for Deep Submicron Integrated Circuit Designs 416

Terence Chan

Dynetix Design Solutions Inc, United States

B4L-D Power Integrated Circuits

Time: Tuesday, December 4, 15:40 - 17:20

Location: Room of Alexandrite

Chairs: Wing-Hung Ki, *The Hong Kong University of Science and Technology, China*
Yasunori Kobori, *Gunma University, Japan*

A 10/30MHz PWM Buck Converter with an Accuracy-Improved Ramp Generator 420

Yonggen Liu, Chenchang Zhan, Lin Cheng, Wing-Hung Ki

The Hong Kong University of Science and Technology, China

An Analysis of Output Ripples for PMOS Charge Pumps and Design Methodology 424

Boy-Yiing Jaw, Hongchin Lin

National Chung Hsing University, Taiwan

Monolithic Quasi-Sliding-Mode Controller for SIDO Buck Converter in PCCM 428

Qing Liu, Xiaobo Wu, Menglian Zhao, Mingyang Chen, Xiaoting Shen

Zhejiang University, China

30-300mV Input, Ultra-Low Power, Self-Startup DC-DC Boost Converter for Energy Harvesting System 432

Qing Liu, Xiaobo Wu, Menglian Zhao, Lu Wang, Xiaoting Shen

Zhejiang University, China

Single Inductor Dual Output DC-DC Converter Design with Exclusive Control 436

Yasunori Kobori², Qiulin Zhu², Murong Li², Feng Zhao², Zachary Nosker², Shu Wu², Shaiful N.

Mohyar², Masanori Onozawa², Haruo Kobayashi², Nobukazu Takai², Kiichi Niitsu², Takahiro

Odaguchi¹, Isao Nakanishi¹, Kenji Nemoto¹; Jun-ichi Matsuda³; Asahi Kasei³

¹*AKM Technology Corporation, Japan*; ²*Gunma University, Japan*; ³*Power Devices Corporation, Japan*

C1L-A Embedded Graphic Processing Unit

Time: Wednesday, December 5, 10:45 - 12:15

Location: Room of Coral

Chair: Shau-Yin Tseng, *Industrial Technology Research Institute, Taiwan*

A SIMD-Accelerated Software Rendering Pipeline for 3D Graphics Processing 440

Eric Shianda Yu, Chung-Ho Chen

National Cheng Kung University, Taiwan

A Performance Monitoring Tool Suite for 3D Graphics SoC Application 444

Yi-Hao Chang², Chi-Tsai Yeh³, Ing-Jer Huang², Shau-Yin Tseng¹

¹*Industrial Technology Research Institute, Taiwan*; ²*National Sun Yat-sen University, Taiwan*;

³*National Sun Yat-sen University & Shih Chien University, Taiwan*

Overview and Comparison of OpenCL and CUDA Technology for GPGPU 448

Ching-Lung Su, Po-Yu Chen, Chun-Chieh Lan, Long-Sheng Huang, Kuo-Hsuan Wu

National Yunlin University of Science and Technology, Taiwan

Immerse™: an Alternative Approach to 3D Graphics Performance 452

Parkson Wong, Kuo-Tseng Tseng, Eric Lee, Harn Tarn

Centreon Technology Inc., United States

Real-Time Correction of Wide-Angle Lens Distortion for Images with GPU Computing 456

Tung-Ying Lee, Chen-Hao Wei, Shang-Hong Lai, Ruen-Rone Lee

National Tsing Hua University, Taiwan

C1L-B Nanoelectronics and Gigascale Systems

Time: Wednesday, December 5, 10:45 - 12:15

Location: Room of Crystal

Chairs: Zhi Hui Kong, *Nanyang Technological University, Singapore*
Tzung-Je Lee, *Cheng Shiu University, Taiwan***Electrostatic Discharge (ESD) Protection of RF Integrated Circuits (Invited Paper)..... 460**

Juin J. Liou

*University of Central Florida, United States***A Comprehensive Comparative Analysis of FinFET and Trigate Device, SRAM and Logic Circuits 463**

Chia-Hao Pao, Ming-Long Fan, Ming-Fu Tsai, Yin-Nien Chen, Vita Pi-Ho Hu, Pin Su, Ching-Te Chuang

*National Chiao Tung University, Taiwan***Design of ESD Protection for RF CMOS Power Amplifier with Inductor in Matching Network..... 467**

Shiang-Yu Tsai, Chun-Yu Lin, Li-Wei Chu, Ming-Dou Ker

*National Chiao Tung University, Taiwan***Variation Tolerant CLSAs for Nanoscale Bulk-CMOS and FinFET SRAM 471**Ming-Fu Tsai¹, Jen-Huan Tsai², Ming-Long Fan¹, Pin Su¹, Ching-Te Chuang¹¹*National Chiao Tung University, Taiwan;* ²*National Tsing Hua University, Taiwan***C1L-C Circuits and Systems for LDPC Decoder and UWB Receiver**

Time: Wednesday, December 5, 10:45 - 12:15

Location: Room of Pearl

Chair: Hongchin Lin, *National Chun Hsing University, Taiwan***A Layered QC-LDPC Decoder Architecture for High Speed Communication System 475**

Chiu-Wing Sham, Xu Chen, Wai Man Tam, Yue Zhao, Francis C. M. Lau

*Hong Kong Polytechnic University, China***An Efficient Majority-Logic Based Message-Passing Algorithm for Non-Binary LDPC Decoding 479**

Yichao Lu, Nanfan Qiu, Zhixiang Chen, Satoshi Goto

*Waseda University, Japan***A Variable-Gain Single-Bit Ultra-Wideband Quantizer for Baseband Receiver Front-End .. 483**Tuan Anh Vu, Shanthi Sudalaiyandi, Håkon André Hjortland, Øivind Næss, Tor Sverre Lande,
Svein Erik Hamran*University of Oslo, Norway***Continuous-Time Symbol Detector for IR-UWB RAKE Receiver in 90 nm CMOS 487**

Shanthi Sudalaiyandi, Tuan Anh Vu, Håkon André Hjortland, Øivind Næss, Tor Sverre Lande

University of Oslo, Norway

C1L-D Neural Systems and Applications

Time: Wednesday, December 5, 10:45 - 12:15

Location: Room of Alexandrite

Chair: Akio Tsuneda, *Kumamoto University, Japan*

Dynamic Binary Neural Networks and Storage of Control Signals for Switching Circuits.. 491

Jungo Moriyasu, Ryota Kouzuki, Toshimichi Saito

Hosei University, Japan

Cellular Neural Networks with Effect from Friend Having Most Different Values and its Friends 495

Yoshihiro Kato, Yoko Uwate, Yoshifumi Nishio

Tokushima University, Japan

Investigation of Synchronization for Social Network with Local Bridge via Coupled Rulkov Maps..... 499

Tomoya Shima¹, Yoko Uwate¹, Thomas Ott², Yoshifumi Nishio¹

¹*Tokushima University, Japan;* ²*Zurich University of Applied Sciences, Switzerland*

Application of Multi-Armed Bandit Algorithms for Channel Sensing in Cognitive Radio ... 503

Tomohiro Kato, Nur Atiqah Farahin Kamarul Zaman, Mikio Hasegawa

Tokyo University of Science, Japan

C2L-A VLSI Design and Applications of High-Performance Arithmetic and Reliability Computing Units

Time: Wednesday, December 5, 13:30 - 15:10

Location: Room of Coral

Chair: Tso-Bing Juang, *National Pingtung Institute of Commerce, Taiwan*

A Lower Error Antilogarithmic Converter Using Novel Four-Region Piecewise-Linear Approximation..... 507

Chao-Tsung Kuo², Tso-Bing Juang¹

¹*National Pingtung Institute of Commerce, Taiwan;* ²*National Quemoy University, Taiwan*

Low-Cost Designs of Rectangular to Polar Coordinate Converters for Digital Communication..... 511

Shen-Fu Hsiao¹, Chia-Sheng Wen¹, Cheng-Han Lee¹, Andrew Lee²

¹*National Sun Yat-sen University, Taiwan;* ²*University of California, United States*

Multifunction RNS Modulo (2^n+/-1) Multipliers Based on Modified Booth Encoding 515

Tso-Bing Juang, Jianhou Huang

National Pingtung Institute of Commerce, Taiwan

Low-Complexity Rotators for the FFT Using Base-3 Signed Stages 519

Petter Källström, Mario Garrido, Oscar Gustafsson

Linköping University, Sweden

Robustness File Copy Up into Cloud Storage Service 523

Yan-Haw Chen¹, Rong-Siang Huang¹, Shuei-Lai Jhuang¹, Wenxi Tian²

¹*I-Shou University, Taiwan;* ²*SiChuan University, China*

C2L-B High-Performance Analog Circuit Designs

Time: Wednesday, December 5, 13:30 - 15:10

Location: Room of Crystal

Chair: Akira Hyogo, *Tokyo University of Science, Japan*

Current Reference with Temperature Compensation for Low Power Applications 527

Jiaxin Liu, Yao Wang, Liangbo Xie, Guangjun Wen

University of Electronic Science and Technology of China, China

Digitally-Controlled Gm-C Bandpass Filter 531

Guanglei Jin¹, Hao Chen¹, Chuan Gao¹, Yunpeng Zhang¹, Haruo Kobayashi¹, Nobukazu

Takai¹, Kiichi Niitsu¹, Khayrollah Hadidi²

¹*Gunma University, Japan;* ²*Urmia University, Iran*

High Linear Transconductor for Multiband CMOS Receiver 535

Ko-Chi Kuo, Shan-Yu Chen, Shih-Min Tseng

National Sun Yat-sen University, Taiwan

0.6 - 3.6 GHz Wideband Operation with High Phase Resolution on-Chip Network Analyzer 539

Abul Hasan Johari, Hiroki Ishikuro

Keio University, Japan

C2L-C Multimedia Systems and Applications (I)

Time: Wednesday, December 5, 13:30 - 15:10

Location: Room of Pearl

Chair: Shau-Yin Tseng, *Information and Communications Research Lab., Taiwan*

Face Detection Architecture Design Using Hybrid Skin Color Detection and Cascade of Classifiers 543

Der-Wei Yang², Chun-Wei Chen², Che-Hao Chang², Yun-Chen Chang², Ming-Der Shieh², Jonas Wang¹, Chia-Cheng Lo¹

¹*Himax Technologies Inc., Taiwan;* ²*National Cheng Kung University, Taiwan*

An Optimization Scheme for Quadtree-Structured Prediction and Residual Encoding in HEVC 547

Guifen Tian, Satoshi Goto

Waseda University, Japan

Video Stabilization with Local Rotational Motion Model 551

Chih-Lun Fang, Tsung-Han Tsai, Chih-Hao Chang

National Central University, Taiwan

A Memory-Efficient Architecture for Intra Predictor and De-Blocking Filter in Video Coding System 555

Chia-Lin Liu, Chang-Hung Tsai, Hsiuan-Ting Wang, Yao Li, Chen-Yi Lee

National Chiao Tung University, Taiwan

Redesign Modern IP Router Chips in a 3D Technology 559

Bo Yu, Suo Ming Pu

IBM Microelectronics, China

C2L-D Power and Energy

Time: Wednesday, December 5, 13:30 - 15:10
Location: Room of Alexandrite
Chairs: Matthias Lechtenberg, *TU Dortmund, Germany*
Li Wang, *National Cheng Kung University, Taiwan*

Estimation of Oscillation Parameters for Power Grids 563

Matthias Lechtenberg, Kay Görner, Jürgen Götz, Christian Rehtanz
Technische Universität Dortmund, Germany

Intelligent Home Management in the Smart Grids 567

Meng-Kang Chiang, Katherine Shu-Min Li
National Sun Yat-sen University, Taiwan

**Power System Stability Enhancement with an Integrated Offshore Wind Farm and
Marine-Current Farm Using a STATCOM 571**

Dinh-Nhon Truong, Li Wang
National Cheng Kung University, Taiwan

**Stability Analysis of Power Transmission of Offshore Wind Farms Fed to Onshore
Power Grids Using a Multi-Terminal VSC-HVDC System 575**

Mi Sa Nguyen Thi, Li Wang
National Cheng Kung University, Taiwan

C3P-F Digital Signal Processing

Time: Wednesday, December 5, 15:40 - 17:20
Location: Room of Amber
Chair: Chien-Cheng Tseng, *National Kaohsiung First University of Science and Technology,
Taiwan*

A Fast Correlation Based Background Digital Calibration for Pipelined ADCs 579

Chuan-Ping Yan², Guang-Jun Li², Qiang Li^{1,2}
¹*Aarhus University, Denmark*; ²*University of Electronic Science and Technology, Taiwan*

**Robust Farfield Wideband Beamformer Design Using Worst-Case Performance
Optimization 583**

Hui Wang, Huawei Chen, Yu Bao, Linjian Li
Nanjing University of Aeronautics and Astronautics, China

**A Range of Allowable Number of Input Bits for Tone Free Delta-Sigma Operation in
Digital MASH Delta-Sigma Fractional-N Frequency Synthesizers 587**

Ali Telli, Izzet Kale
University of Westminster, United Kingdom

**Real Time Accelerometer-Based Gait Recognition Using Adaptive Windowed Wavelet
Transforms 591**

Jian-Hua Wang, Jian-Jiun Ding, Yu Chen, Hsin-Hui Chen
National Taiwan University, Taiwan

C3P-G VLSI Circuits for Security, Image and Flash Memory

Time: Wednesday, December 5, 15:40 - 17:20

Location: Room of Amber

Chairs: Ching-Che Chung, *National Chung-Cheng University, Taiwan*
Tzung-Je Lee, *Cheng Shiu University, Taiwan*

A Low-Complexity High-Performance Wear-Leveling Algorithm for Flash Memory System Design	595
Ching-Che Chung, Ning-Mi Hsueh <i>National Chung Cheng University, Taiwan</i>	
Scan-Based Attack Against DES Cryptosystems Using Scan Signatures	599
Hirokazu Kodera, Masao Yanagisawa, Nozomu Togawa <i>Waseda University, Japan</i>	
Weighted Adders with Selector Logics for Super-Resolution and its FPGA-Based Evaluation	603
Hiromine Yoshihara, Masao Yanagisawa, Nozomu Togawa <i>Waseda University, Japan</i>	
State Dependent Scan Flip-Flop with Key-Based Configuration Against Scan-Based Side Channel Attack on RSA Circuit.....	607
Yuta Atobe, Youhua Shi, Masao Yanagisawa, Nozomu Togawa <i>Waseda University, Japan</i>	
A Reconfigurable ASIP-Based Approach for High Performance Image Signal Processing.....	611
Mochamad Asri, Hsuan-Chun Liao, Tsuyoshi Isshiki, Dongju Li, Hiroaki Kunieda <i>Tokyo Institute of Technology, Japan</i>	

C4L-A Advanced Design Automation Techniques

Time: Wednesday, December 5, 15:40 - 17:20

Location: Room of Coral

Chairs: Shu-Min Li, *National Sun Yat-sen University, Taiwan*
Tai-Chen Chen, *National Central University, Taiwan*

Utilizing Register Transfer Level False Paths for Circuit Optimization with a Logic Synthesis Tool	615
Tsuyoshi Iwagaki, Takehiro Mikami, Hideyuki Ichihara, Tomoo Inoue <i>Hiroshima City University, Japan</i>	
Memory Binding and Layer Assignment for High-Level Synthesis of 3D ICs	619
Yi-Chun Yen, Jhih-Kai Yang, Wei-Kai Cheng <i>Chung Yuan Christian University, Taiwan</i>	
De Bruijn Graph-Based Communication Modeling for Fault Tolerance in Smart Grids	623
Bo-Chuan Cheng ² , Katherine Shu-Min Li ² , Sying-Jyan Wang ¹ ¹ <i>National Chung Hsing University, Taiwan</i> ; ² <i>National Sun Yat-sen University, Taiwan</i>	
Simultaneous Wafer Bonding Type Selection and Layer Assignment for TSV Count Minimization	627
Chun-Hua Cheng, Wei-Shuo Tzeng, Shih-Hsu Huang <i>Chung Yuan Christian University, Taiwan</i>	
Wirelength Driven I/O Buffer Placement for Flip-Chip with Timing-Constrained	631
Nan Liu, Shiyu Liu, Takeshi Yoshimura <i>Waseda University, Japan</i>	

C4L-B Coupled Nonlinear Circuits

Time: Wednesday, December 5, 15:40 - 17:20
Location: Room of Crystal
Chair: Takuji Kousaka, *Oita University, Japan*

Synchronization Phenomena of Picewise Constant Oscillators Coupled by Hysteresis Element	635
Keisuke Suzuki, Tadashi Tsubone <i>Nagaoka University of Technology, Japan</i>	
Instantaneous Electric Power's Behavior of Phase Waves and Phase-Inversion Waves on Coupled Van der Pol Oscillators as a Ladder	639
Kosuke Niimi, Seiko Kunihiro, Masayuki Yamauchi <i>Hiroshima Institute of Technolory, Japan</i>	
Chaos Propagation in a Ring of Coupled Circuits Generating Chaotic and Three-Periodic Attractors	643
Yoko Uwate, Yoshifumi Nishio <i>Tokushima University, Japan</i>	
Clustering Phenomena Considering the Density of Coupled Chaotic Circuits Networks ...	647
Yuji Takamaru ¹ , Yoko Uwate ¹ , Thomas Ott ² , Yoshifumi Nishio ¹ ¹ <i>Tokushima University, Japan</i> ; ² <i>Zurich University of Applied Sciences, Switzerland</i>	

C4L-C Multimedia Systems and Applications (II)

Time: Wednesday, December 5, 15:40 - 17:20
Location: Room of Pearl
Chair: Shau-Yin Tseng, *Industrial Technology Research Institute, Taiwan*

A Multimedia Game Development System with an Intelligent Mobile and Embedded Platform	651
Kuang-Hao Lin ¹ , Tai-Hsuan Yang ¹ , Ren-Hao Wu ¹ , Hou-Ming Chen ² , Jan-Dong Tseng ¹ ¹ <i>National Chin-Yi University of Technology, Taiwan</i> ; ² <i>National Formosa University, Taiwan</i>	
Non-Repetitive Encoding with Increased Degree-1 Encoding Symbols for LT Codes	655
Kuo-Kuang Yen, Yen-Chin Liao, Chih-Lung Chen, Hsie-Chia Chang <i>National Chiao Tung University, Taiwan</i>	
An Efficient Background Extraction and Object Segmentation Algorithm for Realtime Applications	659
Hsin-Yi Wang, Li-Hung Wang, Chung-Bin Wu <i>National Chung Hsing University, Taiwan</i>	
Exploitation of Temporal Redundancy for Lossless Video Coding	663
Juhi Bhadviya ³ , Sunil Prasad Jaiswal ¹ , Vinit Jakhetiya ¹ , Anil Kumar Tiwari ² ¹ <i>The Hong Kong University of Science and Technology, China</i> ; ² <i>Indian Institute of Technology Rajasthan, India</i> ; ³ <i>LNM Institute of Information Technology, India</i>	
Affective Pattern Analysis of Image in Frequency Domain Using the Hilbert-Huang Transform	667
Po-Ming Lee, Wei-Hsuan Tsui, Yun Teng, Tzu-Chien Hsiao <i>National Chiao Tung University, Taiwan</i>	

C4L-D Test and Yield-Enhancement Techniques

Time: Wednesday, December 5, 15:40 - 17:20

Location: Room of Alexandrite

Chair: Tong-Yu Hsieh, *National Sun Yat-Sen University, Taiwan***Multi-bit Sigma-Delta TDC Architecture with Self-Calibration 671**Satoshi Uemori¹, Masamichi Ishii¹, Haruo Kobayashi¹, Yuta Doi¹, Osamu Kobayashi², Tatsuji Matsuura¹, Kiichi Niitsu¹, Yuta Arakawa¹, Daiki Hirabayashi¹, Yuji Yano², Tatsuhiro Gake², Nobukazu Takai¹, Takahiro J. Yamaguchi¹¹*Gunma University, Japan;* ²*Semiconductor Technology Academic Research Center, Japan***Sub-Path Delay Estimation for Reconvergent Path 675**

Seiya Nagatsuka, Yasuhiro Takashima

*University of Kitakyushu, Japan***A Method for Measuring Switching Frequency Using Complex Asynchronous Logic Circuits 679**Nonie Politi², Julian Jenkins^{1,2}, Andre van Schaik³, Torsten Lehmann², Tara Julia Hamilton²¹*Perceptia Devices Ltd., Australia;* ²*University of New South Wales, Australia;* ³*University of Western Sydney, Australia***A Yield and Reliability Enhancement Framework for Image Processing Applications 683**

Tong-Yu Hsieh, Chia-Chi Ku, Chia-Hung Yeh

National Sun Yat-sen University, Taiwan