

2011 IEEE International Solid-State Circuits Conference Digest of Technical Papers

(ISSCC 2011)

**San Francisco, California, USA
20 - 24 February 2011**



**IEEE Catalog Number: CFP11ISS-PRT
ISBN: 978-1-61284-303-2**

TABLE OF CONTENTS

Electronics for Healthy Living.....	3
-------------------------------------	---

PLENARY SESSIONS:

Session 1 Overview: Plenary Session.....	6
New Interfaces to the Body through Implantable-System Integration.....	9
<i>Stephen Oesterle, Paul Gerrish, Peng Cong</i>	
Game-Changing Opportunities for Wireless Personal Healthcare and Lifestyle.....	15
<i>Jo De Boeck</i>	
Eco-Friendly Semiconductor Technologies for Healthy Living.....	22
<i>Oh-Hyun Kwon</i>	
Beyond the Horizon: The Next 10x Reduction in Power - Challenges and Solutions	31
<i>Jan Rabaey</i>	

TECHNOLOGIES FOR HEALTH:

Session 2 Overview: Technologies for Health /Technology Directions.....	32
A 0.24nJ/b Wireless Body-Area-Network Transceiver with Scalable Double-FSK Modulation	34
<i>Joonsung Bae, Kiseok Song, Hyungwoo Lee, Hyunwoo Cho, Long Yan, Hoi-Jun Yoo</i>	
A 75μW Real-Time Scalable Network Controller and a 25μW ExG Sensor IC for Compact Sleep-Monitoring Applications	36
<i>Seulki Lee, Long Yan, Taehwan Roh, Sunjoo Hong, Hoi-Jun Yoo</i>	
A 3μW Wirelessly Powered CMOS Glucose Sensor for an Active Contact Lens.....	38
<i>Yu-Te Liao, Huanfen Yao, Babak Parviz, Brian Otis</i>	
A 90nm CMOS SoC UWB Pulse Radar for Respiratory Rate Monitoring	40
<i>Domenico Zito, Domenico Pepe, Martina Mincica, Fabio Zito</i>	
A Broadband THz Imager in a Low-Cost CMOS Technology	42
<i>Franz Schuster, Hadley Videlier, Antoine Dupret, Dominique Coquillat, Maciej Sakowicz, Jean-Pierre Rostaing, Michaël Tchagaspianian, Benoît Giffard, Wojciech Knap</i>	
A Programmable Implantable Micro-Stimulator SoC with Wireless Telemetry: Application in Closed-Loop Endocardial Stimulation for Cardiac Pacemaker	44
<i>Shuenn-Yuh Lee, Y-C. Su, M-C. Liang, J-H. Hong, C-H. Hsieh, C-M. Yang, Y-Y. Chen, H-Y. Lai, J-W. Lin, Q. Fang</i>	
A 660pW Multi-Stage Temperature-Compensated Timer for Ultra-Low-Power Wireless Sensor Node Synchronization	46
<i>Yoonmyung Lee, Bharan Giridhar, Zhiyoong Foo, Dennis Sylvester, David Blaauw</i>	
A Low-Power Fully Integrated RF Locked Loop for Miniature Atomic Clock	48
<i>David Ruffieux, Matteo Contaldo, Jacques Haesler, Steve Lecomte</i>	

RF TECHNIQUES:

Session 3 Overview / RF: RF Techniques	50
Spur-Free All-Digital PLL in 65nm for Mobile Phones.....	52
<i>Robert Bogdan Staszewski, Khurram Waheed, Sudheer Vemulapalli, Fikret Dulger, John Wallberg, Chih-Ming Hung, Oren Eliezer</i>	
A 5.3GHz Digital-to-Time-Converter-Based Fractional-N All-Digital PLL.....	54
<i>Nenad Pavlovic, Jos Bergervoet</i>	

A 2.5GHz 32nm 0.35mm² 3.5dB NF -5dBm P_{1dB} Fully Differential CMOS Push-Pull LNA with Integrated 34dBm T/R Switch and ESD Protection	56
<i>Chang-Tsung Fu, Hasnain Lakdawala, Stewart S. Taylor, Krishnamurthy Soumyanath</i>	
A 65nm CMOS Pulse-Width-Controlled Driver with 8V_{pp} Output Voltage for Switch-Mode RF PAs up to 3.6GHz	58
<i>David A. Calvillo-Cortes, Mustafa Acar, Mark P. van der Heijden, Melina Apostolidou, Leo C.N. de Vreede, Domine Leenaerts, Jan Sonsky</i>	
A Low-Power Process-Scalable Superheterodyne Receiver with Integrated High-Q Filters	60
<i>Ahmad Mirzaei, Hooman Darabi, David Murphy</i>	
A 40nm CMOS Highly Linear 0.4-to-6GHz Receiver Resilient to 0dBm Out-of-Band Blockers	62
<i>Jonathan Borremans, Gunjan Mandal, Vito Giannini, Tomohiro Sano, Mark Ingels, Bob Verbruggen, Jan Craninckx</i>	
A 1.0-to-4.0GHz 65nm CMOS Four-Element Beamforming Receiver Using a Switched-Capacitor Vector Modulator with Approximate Sine Weighting via Charge Redistribution	64
<i>Michiel C. M. Soer, Eric A. M. Klumperink, Bram Nauta, Frank E. van Vliet</i>	
A Harmonic Rejection Mixer Robust to RF Device Mismatches	66
<i>Aslam A. Rafi, Alessandro Piovaccari, Peter Vancorenland, Tyson Tuttle</i>	

ENTERPRISE PROCESSORS & COMPONENTS:

Session 4 Overview / High-Performance Digital: Enterprise Processors & Components	68
A 5.2GHz Microprocessor Chip for the IBM Enterprise™ System	70
<i>M. J. Saccamango, F. Malgioglio, P. Meaney, D. Plass, Y.-H. Chan, M. Mayo, G. Mayer, L. Sigal, D. Rude, R. Averill, M. Wood, T. Strach, H. Smith, B. Curran, E. Schwarz, L. Eisen, D. Malone, S. Weitzel, P.-K. Mak, T. McPherson, C. Webb</i>	
Dynamic Hit Logic with Embedded 8Kb SRAM in 45nm SOI for the zEnterprise™ Processor	72
<i>Antonio R. Pelella, Yuen H. Chan, Bargav Balakrishnan, Pradip Patel, Daniel Rodko, Richard E. Serton</i>	
A 32nm Westmere-EX Xeon® Enterprise Processor	74
<i>Shankar Sawant, Utpal Desai, Gururaj Shamanna, Lokesh Sharma, Mandar Ranade, Anil Agarwal, Sampath Dakshinamurthy, Rajagopal Narayanan</i>	
Godson-3B: A 1GHz 40W 8-Core 128GFLOPS Processor in 65nm CMOS	76
<i>Weiwei Hu, Ru Wang, Yunji Chen, Baoxia Fan, Shiqiang Zhong, Xiang Gao, Zichu Qi, Xu Yang</i>	
Design Solutions for the Bulldozer 32nm SOI 2-Core Processor Module in an 8-Core CPU	78
<i>Tim Fischer, Srikanth Arekapudi, Eric Busta, Carl Dietz, Michael Golden, Scott Hilker, Aaron Horiuchi, Kevin A. Hurd, Dave Johnson, Hugh McIntyre, Samuel Naffziger, James Vinh, Jonathan White, Kathryn Wilcox</i>	
40-Entry Unified Out-of-Order Scheduler and Integer Execution Unit for the AMD Bulldozer x86-64 Core	80
<i>Michael Golden, Srikanth Arekapudi, James Vinh</i>	
Clock Generation for a 32nm Server Processor with Scalable Cores	82
<i>Shenggao Li, Ashwin Krishnakumar, Edward Helder, Roan Nicholson, Vivian Jia</i>	
A 32nm 3.1 Billion Transistor 12-Wide-Issue Itanium® Processor for Mission-Critical Servers	84
<i>Reid J. Riedlinger, Rohit Bhatia, Larry Biro, Bill Bowhill, Eric Fetzer, Paul Gronowski, Tom Grutkowski</i>	

PLLS:

Session 5 Overview / Analog: PLLs	86
A 2.9-to-4.0GHz Fractional-N Digital PLL with Bang-Bang Phase Detector and 560fs_{rms} Integrated Jitter at 4.5mW Power	88
<i>Davide Tasca, Marco Zanuso, Giovanni Marzin, Salvatore Levantino, Carlo Samori, Andrea L. Lacaita</i>	
An Injection-Locked Ring PLL with Self-Aligned Injection Window	90
<i>Che-Fu Liang, Keng-Jan Hsiao</i>	
A 0.4-to-3GHz Digital PLL with Supply-Noise Cancellation Using Deterministic Background Calibration	92
<i>Amr Elshazly, Rajesh Inti, Wenjing Yin, Brian Young, Pavan Kumar Hanumolu</i>	
A 0.1-f_{ref} BW 1GHz Fractional-N PLL with FIREmbedded Phase-Interpolator-Based Noise Filtering	94
<i>Dong-Woo Jee, Yunjae Suh, Hong-June Park, Jae-Yoon Sim</i>	
A Scalable Sub-1.2mW 300MHz-to-1.5GHz Host-Clock PLL for System-on-Chip in 32nm CMOS	96
<i>Hyung-Jin Lee, Alexandra M. Kern, Sami Hyvonen, Ian A. Young</i>	

A 570f_{rms} Integrated-Jitter Ring-VCO-Based 1.21GHz PLL with Hybrid Loop	98
<i>Akihide Sai, Takafumi Yamaji, Tetsuro Itakura</i>	
A Rotary-Traveling-Wave-Oscillator-Based All-Digital PLL with a 32-Phase Embedded Phase-to-Digital Converter in 65nm CMOS	100
<i>Koji Takinami, Richard Strandberg, Paul C. P. Liang, Gregoire Le Grand de Mercey, Tony Wong, Mahnaz Hassibi</i>	

SENSORS & ENERGY HARVESTING:

Session 6 Overview / IMMD: Sensors & Energy Harvesting	102
A Low-Power 3-Axis Digital-Output MEMS Gyroscope with Single Drive and Multiplexed Angular Rate Readout	104
<i>Luciano Prandi, Carlo Caminada, Luca Coronato, Gabriele Cazzaniga, Fabio Biganzoli, Riccardo Antonello, Roberto Oboe</i>	
A 50mW CMOS Wind Sensor with $\pm 4\%$ Speed and $\pm 2^\circ$ Direction Error	106
<i>Jianfeng Wu, Youngcheol Chae, Caspar P. L. van Vroonhoven, Kofi A. A. Makinwa</i>	
A Telemetric Stress-Mapping CMOS Chip with 24 FET-Based Stress Sensors for Smart Orthodontic Brackets	108
<i>Matthias Kuhl, Pascal Gieschke, Daniel Roszbach, Sascha Alexander Hilzensauer, Patrick Ruther, Oliver Paul, Yiannos Manoli</i>	
A 21b ± 40mV Range Read-Out IC for Bridge Transducers	110
<i>Rong Wu, Johan H. Huijsing, Kofi A. A. Makinwa</i>	
A $\pm 1.5\%$ Nonlinearity 0.1-to-100A Shunt Current Sensor Based on a 6kV Isolated Micro-Transformer for Electrical Vehicles and Home Automation	112
<i>Frederic Rothan, Helene Lhermet, Brice Zongo, Cyril Condemine, Henri Sibuet, Patrick Mas, Miguel Debarnot</i>	
Indirect X-ray Photon-Counting Image Sensor with 27T Pixel and 15e_{rms} Accurate Threshold	114
<i>Bart Dierickx, Benoit Dupont, Arnaud Defernez, Nayera Ahmed</i>	
A 1.32pW/frame\cdotpixel 1.2V CMOS Energy-Harvesting and Imaging (EHI) APS Imager	116
<i>Suat U. Ay</i>	
5μW-to-10mW Input Power Range Inductive Boost Converter for Indoor Photovoltaic Energy Harvesting with Integrated Maximum Power Point Tracking Algorithm	118
<i>Yifeng Qiu, Chris Van Liempd, Bert Op het Veld, Peter G. Blanken, Chris Van Hoof</i>	
A Self-Supplied Inertial Piezoelectric Energy Harvester with Power-Management IC	120
<i>Ethem Erkan Aktakka, Rebecca L. Peterson, Khalil Najafi</i>	

MULTIMEDIA & MOBILE:

Session 7 Overview / Energy-Efficient Digital: Multimedia & Mobile	122
A 216fps 4096\times2160p 3DTV Set-Top Box SoC for Free-Viewpoint 3DTV Applications	124
<i>Pei-Kuei Tsung, Ping-Chih Lin, Kuan-Yu Chen, Tzu-Der Chuang, Hsin-Jung Yang, Shao-Yi Chien, Li-Fu Ding, Wei-Yin Chen, Chih-Chi Cheng, Tung-Chien Chen, Liang-Gee Chen</i>	
A Highly Parallel and Scalable CABAC Decoder for Next Generation Video Coding	126
<i>Vivienne Sze, Anantha P. Chandrakasan</i>	
A 275mW Heterogeneous Multimedia Processor for IC-Stacking on Si-Interposer	128
<i>Hyo-Eun Kim, Jae-Sung Yoon, Kyu-Dong Hwang, Young-Jun Kim, Jun-Seok Park, Lee-Sup Kim</i>	
A 57mW Embedded Mixed-Mode Neuro-Fuzzy Accelerator for Intelligent Multi-core Processor	130
<i>Jinwook Oh, Junyoung Park, Gyeonghoon Kim, Seungjin Lee, Hoi-Jun Yoo</i>	
A 28nm 0.6V Low-Power DSP for Mobile Applications	132
<i>Gordon Gammie, Nathan Ickes, Mahmut E. Sinangil, Rahul Rithe, J. Gu, Alice Wang, Hugh Mair, Satyendra Datla, Bing Rong, Sushma Honnavara-Prasad, Lam Ho, Greg Baldwin, Dennis Buss, Anantha P. Chandrakasan, Uming Ko</i>	
A MIMO WiMAX SoC in 90nm CMOS for 300km/h Mobility	134
<i>Gene C. H. Chuang, Pang-An Ting, Jen-Yuan Hsu, Jiun-You Lai, Shun-Chang Lo, Ying-Chuan Hsiao, Tzi-Dar Chiueh</i>	

A 70Mb/s -100.5dBm Sensitivity 65nm LP MIMO Chipset for WiMAX Portable Router	136
<i>Jyh-Shin Pan, Ming-Yang Chao, Eric Yeh, Wen-Wei Yang, Ching-Wen Hsueh, Shyuan Liao, Jian-Bang Lin, Shun-An Yang, Chin-Tai Liu, Tsai-Pao Lee, Jin-Ru Chen, Chia-Hua Chou, Min Chen, Den-Kai Juang, Jen-Hao Yeh, Chieh-Wei Liao, Po-Hung Chen, Kaipon Kao, Chia-Hsin Wu, Wen-Tso Huang, Shih-Hsien Liao, Chih-Heng Shih, Chien-Hsun Tung, Yen-Po Lee</i>	
A Direct Digital Frequency Synthesizer with Minimized Tuning Latency of 12ns	138
<i>Alan Willson, Mukund Ojha, Shilpa Agarwal, Thriven Lai, Tzu-chieh Kuo</i>	

ARCHITECTURES & CIRCUITS FOR NEXT-GENERATION WIRELINE TRANSCEIVERS:

Session 8 Overview / Wireline: Architectures & Circuits for Next Generation Wireline Transceivers	140
11.3Gb/s CMOS SONET-Compliant Transceiver for Both RZ and NRZ Applications	142
<i>Namik Kocaman, Adesh Garg, Bharath Raghavan, Delong Cui, Anand Vasani, Keith Tang, Deyi Pi, Haitao Tong, Savash Fallahi, Wei Zhang, Ullas Singh, Jun Cao, Bo Zhang, Afshin Momtaz</i>	
A Full-Duplex 10GBase-T Transmitter Hybrid with SFDR >65dBc Over 1 to 400MHz in 40nm CMOS	144
<i>Gaurav Chandra, Moshe Malkin</i>	
A 40Gb/s TX and RX Chip Set in 65nm CMOS	146
<i>Ming-Shuan Chen, Yu-Nan Shih, Chen-Lun Lin, Hao-Wei Hung, Jri Lee</i>	
10:4 MUX and 4:10 DEMUX Gearbox LSI for 100-Gigabit Ethernet Link	148
<i>Goichi Ono, Keiki Watanabe, Takashi Muto, Hiroki Yamashita, Koji Fukuda, Noboru Masuda, Ryo Nemoto, Eiichi Suzuki, Takashi Takemoto, Fumio Yuki, Masayoshi Yagy, Hidehiro Toyoda, Akihiro Kambe, Tatsuya Saito, Shinji Nishimura</i>	
A 12.5+12.5Gb/s Full-Duplex Plastic Waveguide Interconnect	150
<i>Satoshi Fukuda, Yasufumi Hino, Sho Ohashi, Takahiro Takeda, Satoru Shinke, Masahiro Uno, Kenji Komori, Yoshiyuki Akiyama, Kenichi Kawasaki, Ali Hajimiri</i>	
A Highly Digital 0.5-to-4Gb/s 1.9mW/Gb/s Serial-Link Transceiver Using Current-Recycling in 90nm CMOS	152
<i>Rajesh Inti, Amr Elshazly, Brian Young, Wenjing Yin, Marcel Kossel, Thomas Tojfl, Pavan Kumar Hanumolu</i>	
A 1-to-6Gb/s Phase-Interpolator-Based Burst-Mode CDR in 65nm CMOS	154
<i>Behrooz Abiri, Ravi Shivnaraine, Ali Sheikholeslami, Hirotaka Tamura, Masaya Kibune</i>	
A 14Gb/s High-Swing Thin-Oxide Device SST TX in 45nm CMOS SOI	156
<i>Christian Menolfi, Thomas Tojfl, Michael Rueegg, Matthias Braendli, Peter Buchmann, Marcel Kossel, Thomas Morf</i>	

WIRELESS & MM-WAVE CONNECTIVITY:

Session 9 Overview / Wireless: Wireless & mm-Wave Connectivity	158
A 60GHz 16QAM/8PSK/QPSK/BPSK Direct-Conversion Transceiver for IEEE 802.15.3c	160
<i>Kenichi Okada, Kota Matsushita, Keigo Bunsen, Rui Murakami, Ahmed Musa, Takahiro Sato, Hiroki Asada, Naoki Takayama, Ning Li, Shogo Ito, Win Chaivipas, Ryo Minami, Akira Matsuzawa</i>	
A 65nm CMOS Fully Integrated Transceiver Module for 60GHz Wireless HD Applications	162
<i>Alexandre Siligaris, Olivier Richard, Baudouin Martineau, Christopher Mounet, Fabrice Chaix, Romain Ferragut, Cedric Dehos, Jerome Lanteri, Laurent Dussopt, Silas D. Yamamoto, Romain Pilard, Pierre Busson, Andrea Cathelin, Didier Belot, Pierre Vincent</i>	
A 60GHz CMOS Phased-Array Transceiver Pair for Multi-Gb/s Wireless Communications	164
<i>Sohrab Emami, Robert F. Wiser, Ershad Ali, Mark G. Forbes, Michael Q. Gordon, Xiang Guan, Steve Lo, Patrick T. McElwee, James Parker, Jon R. Tani, Jeffery M. Gilbert, Chinh H. Doan</i>	
A 65nm CMOS 4-Element Sub-34mW/Element 60GHz Phased-Array Transceiver	166
<i>Maryam Tabesh, Jiashu Chen, Cristian Marcu, Lingkai Kong, Shinwon Kang, Elad Alon, Ali Niknejad</i>	
An 87GHz QPSK Transceiver with Costas-Loop Carrier Recovery in 65nm CMOS	168
<i>Shih-Jou Huang, Yu-Ching Yeh, Huaide Wang, Pang-Ning Chen, Jri Lee</i>	
A 65nm Dual-Band 3-Stream 802.11n MIMO WLAN SoC	170
<i>Shahram Abdollahi-Alibeik, David Weber, Hakan Dogan, William W. Si, Burcin Baytekin, Abbas Komijani, Richard Chang, Babak Vakili-Amiri, MeeLan Lee, Haitao Gan, Yashar Rajavi, Hiran Samavati, Brian Kaczynski, Sang-Min Lee, Sotirios Limotyrakis, Hyunsik Park, Phoebe Chen, Paul Park, Mike Shuo-Wei Chen, Andrew Chang, Yangjin Oh, Jerry Jian-Ming Yang, Eric Chien-Chih Lin, Lalitkumar Nathawad, Keith Onodera, Manolis Terrovitis, Sunetra Mendis, Kai Shi, Srenik Mehta, Masoud Zargari, David Su</i>	

A 0.46mm² 4dB-NF Unified Receiver Front-End for Full-Band Mobile TV in 65nm CMOS	172
<i>Pui-In Mak, Rui Martins</i>	
An All-Digital 8-DPSK Polar Transmitter with Second-Order Approximation Scheme and Phase Rotation-Constant Digital PA for Bluetooth EDR in 65nm CMOS	174
<i>Hiroyuki Kobayashi, Shouhei Kousai, Yoshiaki Yoshihara, Mototsugu Hamada</i>	
A Digital-Intensive Receiver Front-End Using VCO-Based ADC with an Embedded 2nd-Order Anti-Aliasing Sinc Filter in 90nm CMOS	176
<i>Jaewook Kim, Wonsik Yu, Hyun-Kyu Yu, SeongHwan Cho</i>	

NYQUIST-RATE CONVERTERS:

Session 10 Overview / Data Converters: Nyquist-Rate Converters	178
A 480mW 2.6GS/s 10b 65nm CMOS Time-Interleaved ADC with 48.5dB SNDR up to Nyquist	180
<i>Kostas Doris, Erwin Janssen, Claudio Nani, Athos Zanikopoulos, Gerard Van der Weide</i>	
A 12b 1GS/s SiGe BiCMOS Two-Way Time-Interleaved Pipeline ADC	182
<i>Robert Payne, Charles Sestok, William Bright, Manar El-Chammas, Marco Corsi, David Smith, Noam Tal</i>	
An 800MS/s Dual-Residue Pipeline ADC in 40nm CMOS	184
<i>Jan Mulder, Frank M. L. van der Goes, Davide Vecchi, Jan R. Westra, Emre Ayranci, Christopher M. Ward, Jiansong Wan, Klaas Bult</i>	
A 16b 80MS/s 100mW 77.6dB SNR CMOS Pipeline ADC	186
<i>Janet Brunsilus, Eric Siragusa, Steve Kosic, Frank Murden, Ege Yetis, Binh Luu, Jeff Bray, Phil Brown, Allen Barlow</i>	
A 0.024mm² 8b 400MS/s SAR ADC with 2b/Cycle and Resistive DAC in 65nm CMOS	188
<i>Hegong Wei, Chi-Hang Chan, U-Fat Chio, Sai-Weng Sin, Rui Martins, Franco Maloberti</i>	
A Resolution-Reconfigurable 5-to-10b 0.4-to-1V Power Scalable SAR ADC	190
<i>Marcus Yip, Anantha P. Chandrakasan</i>	
A 12b 1.25GS/s DAC in 90nm CMOS with >70dB SFDR up to 500MHz	192
<i>Wei-Hsin Tseng, Chi-Wei Fan, Jieh-Tsorng Wu</i>	
A 56GS/s 6b DAC in 65nm CMOS with 256×6b Memory	194
<i>Yuriy M. Greshishchev, Daniel Pollex, Shing-Chi Wang, Marinette Besson, Philip Flemeke, Stefan Szilagyi, Jorge Aguirre, Chris Falt, Naim Ben-Hamida, Robert Gibbins, Peter Schvan</i>	

NON-VOLATILE MEMORY SOLUTIONS:

Session 11 Overview / Memory: Non-Volatile Memory Solutions	196
A 151mm² 64Gb MLC NAND Flash Memory in 24nm CMOS Technology	198
<i>Koichi Fukuda, Yoshihisa Watanabe, Eiichi Makino, Koichi Kawakami, Junpei Sato, Teruo Takagiwa, Naoaki Kanagawa, Hitoshi Shiga, Naoya Tokiwa, Yoshihiko Shindo, Toshiaki Eda, Takeshi Ogawa, Makoto Iwai, Osamu Nagao, Junji Musha, Takatoshi Minamoto, Kosuke Yanagidaira, Yuya Suzuki, Dai Nakamura, Yoshikazu Hosomura, Hiromitsu Komai, Yuka Furuta, Mai Muramoto, Rieko Tanaka, Go Shikata, Ayako Yuminaka, Kiyofumi Sakurai, Manabu Sakai, Hong Ding, Mitsuyuki Watanabe, Yosuke Kato, Toru Miwa, Alex Mak, Masaru Nakamichi, Gertjan Hemink, Dana Lee, Masaaki Higashitani, Brian Murphy, Bo Lei, Yasuhiko Matsunaga, Kiyomi Naruke, Takahiko Hara</i>	
A 4Mb Embedded SLC Resistive-RAM Macro with 7.2ns Read-Write Random-Access Time and 160ns MLC-Access Capability	200
<i>Shyh-Shyuan Sheu, Meng-Fan Chang, Ku-Feng Lin, Che-Wei Wu, Yu-Sheng Chen, Pi-Feng Chiu, Chia-Chen Kuo, Yih-Shan Yang, Pei-Chia Chiang, Wen-Pin Lin, Che-He Lin, Heng-Yuan Lee, Pei-Yi Gu, Sum-Min Wang, Frederick T. Chen, Keng-Li Su, Chen-Hsin Lien, Kuo-Hsing Cheng, Hsin-Tun Wu, Tzu-Kun Ku, Ming-Jer Kao, Ming-Jinn Tsai</i>	
A 32Gb MLC NAND Flash Memory with V_{th} Margin-Expanding Schemes in 26nm CMOS	202
<i>Tae-yun Kim, Sang-Don Lee, Jin-su Park, Ho-youb Cho, Byoung-sung You, Kwang-ho Baek, Jae-ho Lee, Chang-won Yang, Misun Yun, Min-su Kim, Jong-woo Kim, Eun-seong Jang, Hyun Chung, Sang-o Lim, Bong-Seok Han, Yo-Hwan Koh</i>	
95%-Lower-BER 43%-Lower-Power Intelligent Solid-State Drive (SSD) with Asymmetric Coding and Stripe Pattern Elimination Algorithm	204
<i>Shuhei Tanakamaru, Chinglin Hung, Atsushi Esumi, Mitsuyoshi Ito, Kai Li, Ken Takeuchi</i>	

An Offset-Tolerant Current-Sampling-Based Sense Amplifier for Sub-100nA-Cell-Current Nonvolatile Memory	206
<i>Meng-Fan Chang, Shin-Jang Shen, Chia-Chi Liu, Che-Wei Wu, Yu-Fan Lin, Shang-Chi Wu, Chia-En Huang, Han-Chao Lai, Ya-Chin King, Chorng-Jung Lin, Hung-Jen Liao, Yu-Der Chih, Hiroyuki Yamauchi</i>	
A Low-Voltage 1Mb FeRAM in 0.13μm CMOS Featuring Time-to-Digital Sensing for Expanded Operating Margin in Scaled CMOS	208
<i>Masood Qazi, Michael Clinton, Steven Bartling, Anantha P. Chandrakasan</i>	
A 4Mb Conductive-Bridge Resistive Memory with 2.3GB/s Read-Throughput and 216MB/s Program-Throughput	210
<i>Wataru Otsuka, Koji Miyata, Makoto Kitagawa, Keiichi Tsutsui, Tomohito Tsushima, Hiroshi Yoshihara, Tomohiro Namise, Yasuhiro Terao, Kentaro Ogata</i>	
A 7MB/s 64Gb 3-Bit/Cell DDR NAND Flash Memory in 20nm-Node Technology	212
<i>Ki-Tae Park, Ohsuk Kwon, Sangyong Yoon, Myung-Hoon Choi, In-Mo Kim, Bo-Geun Kim, Min-Seok Kim, Yoon-Hee Choi, Seung-Hwan Shin, Youngson Song, Joo-Yong Park, Jae-Eun Lee, Chang-Gyu Eun, Ho-Chul Lee, Hyeong-Jun Kim, Jun-Hee Lee, Jong-Young Kim, Tae-Min Kweon, Hyun-Jun Yoon, Taehyun Kim, Dong-Kyo Shim, Jongsun Sel, Ji-Yeon Shin, Pansuk Kwak, Jin-Man Han, Keon-Soo Kim, Sungsoo Lee, Young-Ho Lim, Tae-Sung Jung</i>	

DESIGN IN EMERGING TECHNOLOGIES:

Session 12 Overview / Technology Directions: Design in Emerging Technologies	214
A 95mV-Startup Step-Up Converter with V_{TH}-Tuned Oscillator by Fixed-Charge Programming and Capacitor Pass-On Scheme	216
<i>Po-Hung Chen, Koichi Ishida, Katsuyuki Ikeuchi, Xin Zhang, Kentaro Honda, Yasuyuki Okuma, Yoshikatsu Ryu, Makoto Takamiya, Takayasu Sakurai</i>	
100V AC Power Meter System-on-a-Film (SoF) Integrating 20V Organic CMOS Digital and Analog Circuits with Floating Gate for Process-Variation Compensation and 100V Organic PMOS Rectifier	218
<i>Koichi Ishida, Tsung-Ching Huang, Kentaro Honda, Tsuyoshi Sekitani, Hiroyoshi Nakajima, Hiroki Maeda, Makoto Takamiya, Takao Someya, Takayasu Sakurai</i>	
Real-Time Current-Waveform Sensor with Plugless Energy Harvesting from AC Power Lines for Home/Building Energy-Management Systems	220
<i>Shingo Takahashi, Nobuhide Yoshida, Kenichi Maruhashi, Muneo Fukaishi</i>	
A 3.9ns 8.9mW 4x4 Silicon Photonic Switch Hybrid Integrated with CMOS Driver	222
<i>Alexander Rylyakov, Clint Schow, Benjamin Lee, William Green, Joris Van Campenhout, Min Yang, Fuad Doany, Solomon Assefa, Christopher Jahnes, Jeffrey Kash, Yurii Vlasov</i>	
A 820GHz SiGe Chipset for Terahertz Active Imaging Applications	224
<i>Erik Öjefors, Janus Grzyb, Yan Zhao, Bernd Heinemann, Bernd Tillack, Ullrich R. Pfeiffer</i>	
A 130μA Wake-Up Receiver SoC in 0.13μm CMOS for Reducing Standby Power of An Electric Appliance Controlled by An Infrared Remote Controller	226
<i>Hiroaki Ishihara, Toshiyuki Umeda, Katsuya Ohno, Shigeyasu Iwata, Fumi Moritsuka, Tetsuro Itakura, Manabu Ishibe, Keijiro Hijikata, Yasunori Maki</i>	
Programmable Cell Array Using Rewritable Solid-Electrolyte Switch Integrated in 90nm CMOS	228
<i>Makoto Miyamura, Shogo Nakaya, Munehiro Tada, Toshitsugu Sakamoto, Koichiro Okamoto, Naoki Banno, Shinji Ishida, Kimihiko Ito, Hiromitsu Hada, Noboru Sakimura, Tadahiko Sugibayashi, Masato Motomura</i>	
6W/25mm² Inductive Power Transfer for Non-Contact Wafer-Level Testing	230
<i>Andrzej Radecki, Hayun Chung, Yoichi Yoshida, Noriyuki Miura, Tsunaaki Shidei, Hiroki Ishikuro, Tadahi Kuroda</i>	
GHz-Range Continuous-Time Programmable Digital FIR with Power Dissipation that Automatically Adapts to Signal Activity	232
<i>Mariya Kurchuk, Colin Weltin-Wu, Dominique Morche, Yannis Tsvividis</i>	

ANALOG TECHNIQUES:

Session 13 Overview / Analog: Analog Techniques	234
A Simple LED Lamp Driver IC with Intelligent Power-Factor Correction	236
<i>Jong Tae Hwang, Kunhee Cho, Donghwan Kim, Minho Jung, Gye Hyun Cho, Seunguk Yang</i>	
A 1.2A Buck-Boost LED Driver with 13% Efficiency Improvement Using Error-Averaged SenseFET-Based Current Sensing	238
<i>Sachin Rao, Qadeer Khan, Sarvesh Bang, Damian Swank, Arun Rao, William McIntyre, Pavan Kumar Hanumolu</i>	

Filterless Integrated Class-D Audio Amplifier Achieving 0.0012% THD+N and 96dB PSRR When Supplying 1.2W	240
<i>Mykhaylo Teplechuk, Tony Gribben, Christophe Amadi</i>	
A 5.9nV/$\sqrt{\text{Hz}}$ Chopper Operational Amplifier with 0.78μV Maximum Offset and 28.3nV/$^{\circ}\text{C}$ Offset Drift	242
<i>Yoshinori Kusuda</i>	
A Current-Feedback Instrumentation Amplifier with a Gain Error Reduction Loop and 0.06% Untrimmed Gain Error	244
<i>Rong Wu, Johan H. Huijsing, Kofi A. A. Makinwa</i>	
A 6.7nV/$\sqrt{\text{Hz}}$ Sub-mHz-1/f-Corner 14b Analog-to-Digital Interface for Rail-to-Rail Precision Voltage Sensing	246
<i>Chinwuba D. Ezekwe, Johan P. Vanderhaegen, Xinyu Xing, Ganesh K. Balachandran</i>	
A 36V JFET-Input Bipolar Operational Amplifier with 1μV/C Maximum Offset Drift and -126dB Total Harmonic Distortion	248
<i>Martijn F. Snoeij, Mikhail V. Ivanov</i>	
A 3.3V-Supply 120mW Differential ADC Driver Amplifier in 0.18μm SiGe BiCMOS with 108dBc IM3 at 100MHz	250
<i>Gwilym F. Luff</i>	

HIGH-PERFORMANCE EMBEDDED MEMORY:

Session 14 Overview / Memory: High-Performance Embedded Memory	252
A 64Mb SRAM in 32nm High-k Metal-Gate SOI Technology with 0.7V Operation Enabled by Stability, Write-Ability and Read-Ability Enhancements	254
<i>Harold Pilo, Igor Arsovski, Kevin Batson, Geordie Bracer, John Gabric, Robert Houle, Steve Lamphier, Frank Pavlik, Adnan Seferagic, Liang-Yu Chen, Shang-Bin Ko, Carl Radens</i>	
A 4R2W Register File for a 2.3GHz Wire-Speed POWERTM Processor with Double-Pumped Write Operation	256
<i>Gary S. Ditlow, Robert K. Montoye, Salvatore N. Storino, Sherman M. Dance, Sebastian Ehrenreich, Bruce M. Fleischer, Thomas W. Fox, Kyle M. Holmes, Junichi Mihara, Yutaka Nakamura, Shohji Onishi, Robert Shearer, Dieter Wendel, Leland Chang</i>	
An 8MB Level-3 Cache in 32nm SOI with Column-Select Aliasing	258
<i>Don Weiss, Michael Dreesen, Michael Ciraula, Carson Henrion, Chris Helt, Ryan Freese, Tommy Miles, Anita Karegar, Russell Schreiber, Bryan Schneller, John Wu</i>	
A 28nm High-Density 6T SRAM with Optimized Peripheral-Assist Circuits for Operation Down to 0.6V	260
<i>Mahmut E. Sinangil, Hugh Mair, Anantha P. Chandrakasan</i>	

HIGH -PERFORMANCE EMBEDDED SOCS & COMPONENTS:

Session 15 Overview / High-Performance Digital: High-Performance SoCs & Components	262
A Fully Integrated Multi-CPU, GPU and Memory Controller 32nm Processor	264
<i>Marcelo Yuffe, Ernest Knoll, Moty Mehalel, Joseph Shor, Tsvika Kurts</i>	
An 80Gb/s Dependable Communication SoC with PCI Express I/F and 8 CPUs	266
<i>Sugako Otani, Hiroyuki Kondo, Itaru Nonomura, Atsuyuki Ikeya, Minoru Uemura, Yasushi Hayakawa, Takeshi Oshita, Satoshi Kaneko, Katsushi Asahina, Kazutami Arimoto, Shin'ichi Miura, Toshihiro Hanawa, Taisuke Boku, Mitsuhsisa Sato</i>	
A Fully-Integrated 3-Level DC/DC Converter for Nanosecond-Scale DVS with Fast Shunt Regulation	268
<i>Wonyoung Kim, David M. Brooks, Gu-Yeon Wei</i>	
A Low-Power Integrated x86-64 and Graphics Processor for Mobile Computing Devices	270
<i>Srinivasa Rao Gutta, Denis Foley, Ajay Naini, Robert Wasmuth, Don Cherepacha</i>	
A Programmable Adaptive Phase-Shifting PLL for Clock Data Compensation Under Resonant Supply Noise	272
<i>Dong Jiao, Chris H. Kim</i>	

A Side-Channel and Fault-Attack Resistant AES Circuit Working on Duplicated Complemented Values	274
<i>Marion Doulcier-Verdier, Jean-Max Dutertre, Jacques Fournier</i>	

MM-WAVE DESIGN TECHNIQUES:

Session 16 Overview / RF: mm-Wave Design Techniques	276
A 21.7-to-27.8GHz 2.6-Degrees-rms 40mW Frequency Synthesizer in 45nm CMOS for mm-Wave Communication Applications	278
<i>Juan F. Osorio, Cicero S. Vaucher, Bill Huff, Edwin V. D. Heijden, Anton de Graauw</i>	
A mm-Wave Quadrature VCO Based on Magnetically Coupled Resonators	280
<i>Ugo Decanis, Andrea Ghilioni, Enrico Monaco, Andrea Mazzanti, Francesco Svelto</i>	
A 6.5mW Inductorless CMOS Frequency Divider-by-4 Operating up to 70GHz	282
<i>Andrea Ghilioni, Ugo Decanis, Enrico Monaco, Andrea Mazzanti, Francesco Svelto</i>	
A 60GHz Antenna-Referenced Frequency-Locked Loop in 0.13μm CMOS for Wireless Sensor Networks	284
<i>Kuo-Ken Huang, David D. Wentzloff</i>	
A 220-to-275GHz Traveling-Wave Frequency Doubler with -6.6dBm Power at 244GHz in 65nm CMOS	286
<i>Omeed Momeni, Ehsan Afshari</i>	
Distributed Active Radiation for THz Signal Generation	288
<i>Kaushik Sengupta, Ali Hajimiri</i>	
A 120GHz 10Gb/s Phase-Modulating Transmitter in 65nm LP CMOS	290
<i>Noël Deferm, Patrick Reynaert</i>	
A 1.5GHz-Modulation-Range 10ms-Modulation-Period 180kHz_{rms}-Frequency-Error 26MHz-Reference Mixed-Mode FMCW Synthesizer for mm-Wave Radar Application	292
<i>Hiroki Sakurai, Yuka Kobayashi, Toshiya Mitomo, Osamu Watanabe, Shoji Otaka</i>	
A Short-Range UWB Impulse-Radio CMOS Sensor for Human Feature Detection	294
<i>Ta-Shun Chu, Jonathan Roderick, SangHyun Chang, Timothy Mercer, Chenliang Du, Hossein Hashemi</i>	
183GHz 13.5mW/Pixel CMOS Regenerative Receiver for mm-Wave Imaging Applications	296
<i>Adrian Tang, Mau-Chung Frank Chang</i>	

BIOMEDICAL & DISPLAYS:

Session 17 Overview / IMMD: Biomedical & Displays	298
A 160μW 8-Channel Active Electrode System for EEG Monitoring	300
<i>Jiawei Xu, Refet Firat Yazicioglu, Pieter Harpe, Kofi A. A. Makinwa, Chris Van Hoof</i>	
A 0.013mm² 5μW DC-Coupled Neural Signal Acquisition IC with 0.5V Supply	302
<i>Rikky Muller, Simone Gambini, Jan M. Rabaey</i>	
An AC-Powered Optical Receiver Consuming 270μW for Transcutaneous 2Mb/s Data Transfer	304
<i>Steffen Lange, Hongcheng Xu, Christian Lang, Holger Pless, Joachim Becker, Hans-Jürgen Tiedtke, Eckhard Hennig, Maurits Ortmanns</i>	
A Neural Stimulator Front-End with Arbitrary Pulse Shape, HV Compliance and Adaptive Supply Requiring 0.05mm² in 0.35μm HVCMS	306
<i>Kriangkrai Sooksood, Emilia Noorsal, Joachim Becker, Maurits Ortmanns</i>	
A Low Noise Current Readout Architecture for Fluorescence Detection in Living Subjects	308
<i>Roxana T. Heitz, David B. Barkin, Thomas D. O'Sullivan, Natesh Parashurama, Sanjiv S. Gambhir, Bruce A. Wooley</i>	
A Cubic-Millimeter Energy-Autonomous Wireless Intraocular Pressure Monitor	310
<i>Gregory Chen, Hassan Ghaed, Razi-ul Haque, Michael Wieckowski, Yejoong Kim, Gyouho Kim, David Fick, Daeyeon Kim, Mingoo Seok, Kensall Wise, David Blaauw, Dennis Sylvester</i>	
A 160\times128 Single-Photon Image Sensor with On-Pixel 55ps 10b Time-to-Digital Converter	312
<i>Chockalingam Veerappan, Justin Richardson, Richard Walker, Day-Uey Li, Matthew W Fishburn, Yuki Maruyama, David Stoppa, Fausto Borghetti, Marek Gersbach, Robert K. Henderson, Edoardo Charbon</i>	
Bidirectional OLED Microdisplay: Combining Display and Image Sensor Functionality into a Monolithic CMOS Chip	314
<i>Bernd Richter, Uwe Vogel, Rigo Herold, Karsten Fehse, Stephan Brenner, Lars Kroker, Judith Baumgarten</i>	

A 0.014mm² 9b Switched-Current DAC for AMOLED Mobile Display Drivers	316
<i>Hyun-Sik Kim, Jin-Yong Jeon, Sung-Woo Lee, Jun-Hyeok Yang, Seung-Tak Ryu, Gyu-Hyeong Cho</i>	
A 10b Resistor-Resistor-String DAC with Current Compensation for Compact LCD Driver ICs	318
<i>Chih-Wen Lu, Ping-Yeh Yin, Ching-Min Hsiao, Mau-Chung Frank Chang</i>	

ORGANIC INNOVATIONS:

Session 18 Overview / Technology Directions: Organic Innovations	320
An 8b Organic Microprocessor on Plastic Foil	322
<i>Kris Myny, Erik van Veenendaal, Gerwin H. Gelinck, Jan Genoe, Wim Dehaene, Paul Heremans</i>	
A 3.3V 6b 100kS/s Current-Steering D/A Converter Using Organic Thin-Film Transistors on Glass	324
<i>Tarek Zaki, Frederik Ante, Ute Zschieschang, Joerg Butschke, Florian Letzkus, Harald Richter, Hagen Klauk, Joachim N. Burghartz</i>	
A 1V Printed Organic DRAM Cell Based on Ion-Gel Gated Transistors with a Sub-10nW-per-Cell Refresh Power	326
<i>Wei Zhang, Mingjing Ha, Daniele Braga, Michael J. Renn, C. Daniel Frisbie, Chris H. Kim</i>	
Fully Printed Organic CMOS Technology on Plastic Substrates for Digital and Analog Applications	328
<i>Anis Daami, Cécile Bory, Mohamed Benwadih, Stéphanie Jacob, Romain Gwoziecki, Isabelle Chartier, Romain Coppard, Christophe Serbutoviez, Lidia Maddiona, Enzo Fontana, Antonino Scuderi</i>	

LOW-POWER DIGITAL TECHNIQUES:

Session 19 Overview / Energy-Efficient Digital: Low-Power Digital Techniques	330
A Voltage-Scalable Biomedical Signal Processor Running ECG Using 13pJ/cycle at 1MHz and 0.4V	332
<i>Maryam Ashouei, Jos Hulzink, Mario Konijnenburg, Jun Zhou, Filipa Duarte, Arjan Breeschoten, Jos Huisken, Jan Stuyt, Harmke de Groot, Francisco Barat, Johan David, Johan Van Ginderdeuren</i>	
An 82μA/MHz Microcontroller with Embedded FeRAM for Energy-Harvesting Applications	334
<i>Michael Zwerg, Adolf Baumann, Rüdiger Kuhn, Matthias Arnold, Ronald Nerlich, Marcus Herzog, Ralph Ledwa, Christian Sichert, Volker Rzehak, Priya Thanigai, Bjoern Oliver Eversmann</i>	
Comparison of 65nm LP Bulk and LP PD-SOI with Adaptive Power Gate Body Bias for an LDPC Codec	336
<i>Julien Le Coz, Philippe Flatresse, Sylvain Engels, Alexandre Valentian, Marc Belleville, Christine Raynaud, Damien Croain, Pascal Urard</i>	
A 77% Energy-Saving 22-Transistor Single-Phase-Clocking D-Flip-Flop with Adaptive-Coupling Configuration in 40nm CMOS	338
<i>Chen Kong Teh, Tetsuya Fujita, Hiroyuki Hara, Mototsugu Hamada</i>	
A 62mV 0.13μm CMOS Standard-Cell-Based Design Technique Using Schmitt-Trigger Logic	340
<i>Niklas Lotze, Yiannos Manoli</i>	
A 0.27V 30MHz 17.7nJ/transform 1024-pt Complex FFT Core with Super-Pipelining	342
<i>Mingoo Seok, Dongsuk Jeon, Chaitali Chakrabarti, David Blaauw, Dennis Sylvester</i>	

HIGH-SPEED TRANSCEIVERS & BUILDING BLOCKS:

Session 20 Overview / Wireline: High-Speed Transceivers & Building Blocks	344
A 0.076mm² 3.5GHz Spread-Spectrum Clock Generator with Memoryless Newton-Raphson Modulation Profile in 0.13μm CMOS	346
<i>Sewook Hwang, Minyoung Song, Young-Ho Kwak, Inhwa Jung, Chulwoo Kim</i>	
A 4-Channel 10.3Gb/s Transceiver with Adaptive Phase Equalizer for 4-to-41dB Loss PCB Channel	348
<i>Yasuo Hidaka, Takeshi Horie, Yoichi Koyanagi, Takashi Miyoshi, Hideki Osone, Samir Parikh, Subodh Reddy, Toshiyuki Shibuya, Yasushi Umezawa, William W. Walker</i>	
A 1.0625-to-14.025Gb/s Multimedia Transceiver with Full-rate Source-Series-Terminated Transmit Driver and Floating-Tap Decision-Feedback Equalizer in 40nm CMOS	350
<i>Shaolei Quan, Freeman Zhong, Wing Liu, Pervez Aziz, Tai Jing, Jen Dong, Chintan Desai, Hairong Gao, Monica Garcia, Gary Hom, Tony Huynh, Hiroshi Kimura, Ruchi Kothari, Lijun Li, Cathy Liu, Scott Lowrie, Kathy Ling, Amaresh Malipatil, Ram Narayan, Tom Prokop, Chaitanya Palusa, Anil Rajashekara, Ashutosh Sinha, Charlie Zhong, Eric Zhang</i>	

Analog-DFE-Based 16Gb/s SerDes in 40nm CMOS That Operates Across 34dB Loss Channels at Nyquist with a Baud Rate CDR and 1.2V_{pp} Voltage-Mode Driver	352
<i>Andrew K. Joy, Hugh Mair, Hae-Chang Lee, Arnold Feldman, Clemenz Portmann, Neil Bulman, Eugenia Cordero Crespo, Peter Hearne, Patty Huang, Ben Kerr, Pulkit Khandelwal, Franz Kuhlmann, Shaun Lytollis, Joaquim Machado, Casey Morrison, Scott Morrison, Shahriar Rabii, Dushmantha Rajapaksha, Vishnu Ravinuthula, Giuseppe Surace</i>	
An 8.4mW/Gb/s 4-Lane 48Gb/s Multi-Standard-Compliant Transceiver in 40nm Digital CMOS Technology	354
<i>Mehrdad Ramezani, Mohamed Abdalla, Ayal Shoval, Marcus Van Ierssel, Afshin Rezayee, Angus McLaren, Chris Holdenried, Jennifer Pham, Eric So, David Cassan, Saman Sadr</i>	
A Pattern-Guided Adaptive Equalizer in 65nm CMOS	356
<i>Shayan Shahramian, Clifford Ting, Ali Sheikholeslami, Hirotaka Tamura, Masaya Kibune</i>	
A 6Gb/s Receiver with 32.7dB Adaptive DFE-IIR Equalization	358
<i>Yi-Chieh Huang, Shen-Iuan Liu</i>	
A 5.4Gb/s Adaptive Equalizer Using Asynchronous-Sampling Histograms	360
<i>Wang-Soo Kim, Chang-Kyung Seong, Woo-Young Choi</i>	

CELLULAR:

Session 21 Overview / Wireless: Cellular	362
A SAW-less GSM/GPRS/EDGE Receiver Embedded in a 65nm CMOS SoC	364
<i>Ivan Siu-Chuang Lu, Chi-yao Yu, Yen-horng Chen, Lan-chou Cho, Chih-hao Eric Sun, Chih-Chun Tang, George Chien</i>	
A 9-Band WCDMA/EDGE Transceiver Supporting HSPA Evolution	366
<i>Magnus Nilsson, Sven Mattisson, Nikolaus Klemmer, Martin Anderson, Torkel Amborg, Peter Caputa, Staffan Ek, Lin Fan, Henrik Fredriksson, Fabien Garrigues, Henrik Geis, Hans Hagberg, Joel Hedestig, Hu Huang, Yevgeniy Kagan, Niklas Karlsson, Henrik Kinzel, Thomas Mattsson, Thomas Mills, Fenghao Mu, Andreas Mårtensson, Lars Nicklasson, Filip Oredsson, Ufuk Ozdemir, Fitzgerald Park, Tony Pettersson, Tony Pålsson, Markus Pålsson, Stephane Ramon, Magnus Sandgren, Per Sandrup, Anna-Karin Stenman, Roland Strandberg, Lars Sundström, Fredrik Tillman, Tobias Tired, Satish Uppathil, Joel Walukas, Eric Westesson, Xuhao Zhang, Pietro Andreani</i>	
A 65nm CMOS SoC with Embedded HSDPA/EDGE Transceiver, Digital Baseband and Multimedia Processor	368
<i>Alberto Cicalini, Sankaran Aniruddhan, Rahul Apte, Frederic Bossu, Ojas Choksi, Dan Filipovic, Kunal Godbole, Tsai-Pi Hung, Christos Komninakis, David Maldonado, Chiewcharn Narathong, Babak Nejati, Deirdre O'Shea, Xiaohong Qian, Raj Rangarajan, Janakiram Sankaranarayanan, Andrew See, Ravi Sridhara, Bo Sun, Wenjun Su, Klaas van Zalinge, Gang Zhang, Kamal Sahota</i>	
A Receiver for WCDMA/EDGE Mobile Phones with Inductorless Front-End in 65nm CMOS	370
<i>Federico Beffa, Tze Yee Sin, Alexander Tanzil, David Ivory, Bernard Tenbroek, Jon Strange, Walid Ali-Ahmad</i>	
A Compact SAW-less Multiband WCDMA/GPS Receiver Front-End with Translational Loop for Input Matching	372
<i>Xin He, Harish Kundur</i>	
A Multiband LTE SAW-less Modulator with -160dBc/Hz RX-Band Noise in 40nm LP CMOS	374
<i>Vito Giannini, Mark Ingels, Tomohiro Sano, Bjorn Debaillie, Jonathan Borremans, Jan Craninckx</i>	
A Fully Digital Multimode Polar Transmitter Employing 17b RF DAC in 3G Mode	376
<i>Zdravko Boos, Andreas Menkhoff, Franz Kuttner, Markus Schimper, Jose Moreira, Hans Geltinger, Timo Gossmann, Peter Pfann, Alexander Belitzer, Thomas Bauernfeind</i>	
A Low-Power Wideband Polar Transmitter for 3G Applications	378
<i>Michael Youssef, Alireza Zolfaghari, Hooman Darabi, Asad Abidi</i>	

DC/DC CONVERTERS:

Session 22 Overview / Analog: DC/DC Converters	380
A Fully Integrated Power-Management Solution for a 65nm CMOS Cellular Handset Chip	382
<i>Arnold James D'Souza, Ravpreet Singh, Raja J. Prabhu, Gajendranath Chowdary, Ankit Seedher, Shyam Somayajula, Nageswara Rao Nalam, Lionel Cimaz, Stephane Le Coq, Praveen Kallam, Siddharth Sundar, Shanfeng Cheng, Sanjay Tumati, Wenchang Huang</i>	
A Digitally Controlled DC-DC Converter for SoC in 28nm CMOS	384
<i>Franz Kuttner, Harun Habibovic, Thomas Hartig, Michael Fulde, Gernot Babin, Andreas Santner, Peter Bogner, Claus Kropf, Harald Riesslegger, Uwe Hode</i>	

20μA to 100mA DC-DC Converter with 2.8 to 4.2V Battery Supply for Portable Applications in 45nm CMOS	386
<i>Saurav Bandyopadhyay, Yogesh K. Ramadass</i>	
A Digitally Controlled DC-DC Buck Converter with Lossless Load-Current Sensing and BIST Functionality	388
<i>Tao Liu, Hyunsoo Yeom, Bert Vermeire, Philippe Adell, Bertan Bakkaloglu</i>	
Zero-Order Control of Boost DC-DC Converter with Transient Enhancement Using Residual Current	390
<i>Tae-Hwang Kong, Young-Jin Woo, Se-Won Wang, Sung-Wan Hong, Gyu-Hyeong Cho</i>	
Robust and Efficient Synchronous Buck Converter with Near-Optimal Dead-Time Control	392
<i>Sungwoo Lee, Seungchul Jung, Jin Huh, Changbyung Park, Chun-Taek Rim, Gyu-Hyeong Cho</i>	
A 90% Peak Efficiency Single-Inductor Dual-Output Buck-Boost Converter with Extended-PWM Control	394
<i>Weiwei Xu, Ye Li, Zhiliang Hong, Dirk Killat</i>	
Spurious-Noise-Free Buck Regulator for Direct Powering of Analog/RF Loads Using PWM Control with Random Frequency Hopping and Random Phase Chopping	396
<i>Chengwu Tao, Ayman A. Fayed</i>	

IMAGE SENSORS:

Session 23 Overview / IMMD: Image Sensors	398
An 80μV_{rms}-Temporal-Noise 82dB-Dynamic-Range CMOS Image Sensor with a 13-to-19b Variable-Resolution Column-Parallel Folding-Integration/Cyclic ADC	400
<i>Min-Woong Seo, Sungcho Suh, Tetsuya Iida, Hiroshi Watanabe, Taishi Takasawa, Tomoyuki Akahori, Keigo Isobe, Takashi Watanabe, Shinya Itoh, Shoji Kawahito</i>	
A Sub-Electron Readout Noise CMOS Image Sensor with Pixel-Level Open-Loop Voltage Amplification	402
<i>Christian Lotto, Peter Seitz, Thomas Baechler</i>	
A 16 Mfps 165kpixel Backside-Illuminated CCD	406
<i>Takeharu G. Etoh, Dung H. Nguyen, Son V. T. Dao, Cuong L. Vo, Masatoshi Tanaka, Kohsei Takehara, Tomoo Okinaka, Harry van Kuijk, Wilco Klaassens, Jan Bosiers, Michael Lesser, David Ouellette, Hirotaka Maruyama, Tetsuya Hayashida, Toshiaki Arai</i>	
A 300mm Wafer-Size CMOS Image Sensor with In-Pixel Voltage-Gain Amplifier and Column-Level Differential Readout Circuitry	408
<i>Yuichiro Yamashita, Hidekazu Takahashi, Shin Kikuchi, Keisuke Ota, Masato Fujita, Satoshi Hirayama, Taikan Kanou, Sakae Hashimoto, Genzo Momma, Shunsuke Inoue</i>	
A 128\times96 Pixel Event-Driven Phase-Domain $\Delta\Sigma$ Based Fully Digital 3D Camera in 0.13μm CMOS Imaging Technology	410
<i>Richard J. Walker, Justin A. Richardson, Robert K. Henderson</i>	
An Angle-Sensitive CMOS Imager for Single-Sensor 3D Photography	412
<i>Albert Wang, Patrick R. Gill, Alyosha Molnar</i>	
A 1/13-inch 30fps VGA SoC CMOS Image Sensor with Shared Reset and Transfer-Gate Pixel Control	414
<i>Robert Johansson, A. Storm, C. Stephansen, S. Eikedal, T. Willassen, S. Skaug, T. Martinussen, D. Whittlesea, G. Ali, J. Ladd, X. Li, S. Johnson, V. Rajasekaran, Y. Lee, J. Bai, M. Flores, G. Davies, H. Samiy, A. Hanvey, D. Perks</i>	
A 1/2.33-inch 14.6M 1.4μm-Pixel Backside-Illuminated CMOS Image Sensor with Floating Diffusion Boosting	416
<i>Sangjoo Lee, Kyungho Lee, Jongeun Park, Hyungjun Han, Younghwan Park, Taesub Jung, Youngheup Jang, Bumsuk Kim, Yitae Kim, Shay Hamami, Uzi Hizi, Mickey Bahar, Changrok Moon, JungChak Ahn, Duckhyung Lee, Hiroshige Goto, Yun-Tae Lee</i>	
An APS-C Format 14b Digital CMOS Image Sensor with a Dynamic Response Pixel	418
<i>Dan Pates, Jeong-Ho Lyu, Shinji Osawa, Isao Takayanagi, Toshiaki Sato, Tim Bales, Katsuyuki Kawamura, Eduard Pages, Shinichiro Matsuo, Tetsuji Kawaguchi, Tadashi Sugiki, Norio Yoshimura, Junichi Nakamura, John Ladd, Zhiping Yin, Russell Imura, Xiaofeng Fan, Scott Johnson, Aditya Rayankula, Rick Mauritzson, Gennadiy Agranov</i>	
A 17.7Mpixel 120fps CMOS Image Sensor with 34.8Gb/s Readout	420
<i>Takayuki Toyama, Koji Mishina, Hiroyuki Tsuchiya, Tatsuya Ichikawa, Hiroyuki Iwaki, Yuji Gendai, Hirotaka Murakami, Kenichi Takamiya, Hiroshi Shiroshita, Yoshinori Muramatsu, Toshihiro Furusawa</i>	

TRANSMITTER BLOCKS:

Session 24 Overview / RF: Transmitter Blocks	422
A 40nm Wideband Direct-Conversion Transmitter with Sub-Sampling-Based Output Power, LO Feedthrough and I/Q Imbalance Calibration	424
<i>Emanuele Lopelli, Silvan Spiridon, Johan van der Tang</i>	
A Flip-Chip-Packaged 1.8V 28dBm Class-AB Power Amplifier with Shielded Concentric Transformers in 32nm SoC CMOS	426
<i>Yulin Tan, Hongtao Xu, Mohammed A El-tanani, Stewart Taylor, Hasnain Lakdawala</i>	
A Switched-Capacitor Power Amplifier for EER/Polar Transmitters	428
<i>Sang-Min Yoo, Jeffrey S. Walling, Eum Chan Woo, David J. Allstot</i>	
An EDGE/GSM Quad-Band CMOS Power Amplifier	430
<i>Woonyun Kim, Ki Seok Yang, Jeonghu Han, Jaejoon Chang, Chang-Ho Lee</i>	
A Compact 1V 18.6dBm 60GHz Power Amplifier in 65nm CMOS	432
<i>Jiashu Chen, Ali M. Niknejad</i>	

CDRS & EQUALIZATION TECHNIQUES:

Session 25 Overview / Wireline: CDRs & Equalization Techniques	434
A 5Gb/s Adaptive DFE for 2x Blind ADC-Based CDR in 65nm CMOS	436
<i>Behrooz Abiri, Ali Sheikholeslami, Hirotaka Tamura, Masaya Kibune</i>	
A 0.5-to-2.5Gb/s Reference-less Half-Rate Digital CDR with Unlimited Frequency Acquisition Range and Improved Input Duty-Cycle Error Tolerance	438
<i>Rajesh Inti, Wenjing Yin, Amr Elshazly, Naga Sasidhar, Pavan Kumar Hanumolu</i>	
A TDC-less 7mW 2.5Gb/s Digital CDR with Linear Loop Dynamics and Offset-Free Data Recovery	440
<i>Wenjing Yin, Rajesh Inti, Amr Elshazly, Pavan Kumar Hanumolu</i>	
A Digital Wideband CDR with ± 15.6ppm Frequency Tracking at 8Gb/s in 40nm CMOS	442
<i>Hui Pan, Magesh Valliappan, Wei Zhang, Kambiz Vakilian, Seong-Ho Lee, Hamid Hatamkhani, Mario Caresosa, Karo Khanoyan, Haitao Tong, Duke Tran, Anthony Brewster, Ichiro Fujimori</i>	
A 20Gb/s Digitally Adaptive Equalizer/DFE with Blind Sampling	444
<i>Yu-Ming Ying, Shen-Iuan Liu</i>	
A 15Gb/s 0.5mW/Gb/s 2-Tap DFE Receiver with Far-End Crosstalk Cancellation	446
<i>Meisam Honarvar Nazari, Azita Emami-Neyestanak</i>	
A 10Gb/s Half-UI IIR-Tap Transmitter in 40nm CMOS	448
<i>Halil Cirit, Marc J. Loinaz</i>	
A 13.8mW 3.0Gb/s Clock-Embedded Video Interface with DLL-Based Data-Recovery Circuit	450
<i>Sungchun Jang, Heesoo Song, Seokmin Ye, Deog-Kyoon Jeong</i>	

LOW-POWER WIRELESS:

Session 26 Overview / Wireless: Low-Power Wireless	452
A 7.9μW Remotely Powered Addressed Sensor Node Using EPC HF and UHF RFID Technology with -10.3dBm Sensitivity	454
<i>Hannes Reinisch, Martin Wiessflecker, Stefan Gruber, Hartwig Unterassinger, Günter Hofer, Michael Klamminger, Wolfgang Pribyl, Gerald Holweg</i>	
An Isolator-less CMOS RF Front-End for UHF Mobile RFID Reader	456
<i>Eun-Hee Kim, Kwyro Lee, Jinho Ko</i>	
A 2.4GHz ULP OOK Single-Chip Transceiver for Healthcare Applications	458
<i>Maja Vidojkovic, Xiongchuan Huang, Pieter Harpe, Simonetta Rampu, Cui Zhou, Li Huang, Koji Imamura, Ben Busze, Frank Bouwens, Mario Konijnenburg, Juan Santana, Arjan Breeschoten, Jos Huisken, Guido Dolmans, Harmke de Groot</i>	
A 120μW MICS/ISM-Band FSK Receiver with a 44μW Low-Power Mode Based on Injection-Locking and 9x Frequency Multiplication	460
<i>Jagdish Pandey, Jianlei Shi, Brian Otis</i>	

A GPS/Galileo SoC with Adaptive In-Band Blocker Cancellation in 65nm CMOS	462
<i>Chia-Hsin Wu, Wen-Chieh Tsai, Chun-Geik Tan, Chun-Nan Chen, Kuan-I Li, Jui-Lin Hsu, Chi-Lun Lo, Hsin-Hua Chen, Sheng-Yuan Su, Kun-Tso Chen, Min Chen, Osama Shana'a, Shu-Hung Chou, George Chien</i>	
A 0.05-to-10GHz 19-to-22GHz and 38-to-44GHz SDR Frequency Synthesizer in 0.13μm CMOS	464
<i>Sujiang Rong, Howard C. Luong</i>	
A 4.6GHz MDLL with -46dBc Reference Spur and Aperture Position Tuning	466
<i>Tamer A. Ali, Amr A. Hafez, Robert Drost, Ronald Ho, Chih-Kong Ken Yang</i>	

OVERSAMPLING CONVERTERS:

Session 27 Overview / Data Converters: Oversampling Converters	468
A 4GHz CT $\Delta\Sigma$ ADC with 70dB DR and -74dBFS THD in 125MHz BW	470
<i>Muhammed Bolatkale, Lucien J. Breems, Robert Rutten, Kofi A. A. Makinwa</i>	
An 8mW 50MS/s CT $\Delta\Sigma$ Modulator with 81dB SFDR and Digital Background DAC Linearization	472
<i>John G. Kauffman, Pascal Witte, Joachim Becker, Maurits Ortmans</i>	
A Third-Order DT $\Delta\Sigma$ Modulator Using Noise-Shaped Bidirectional Single-Slope Quantizer	474
<i>Nima Maghari, Un-Ku Moon</i>	
A 250mV 7.5μW 61dB SNDR CMOS SC $\Delta\Sigma$ Modulator Using a Near-Threshold-Voltage-Biased CMOS Inverter Technique	476
<i>Fridolin Michel, Michiel Steyaert</i>	
A 84dB SNDR 100kHz Bandwidth Low-Power Single Op-Amp Third-Order $\Delta\Sigma$ Modulator Consuming 140μW	478
<i>Aldo Pena Perez, Edoardo Bonizzoni, Franco Maloberti</i>	
A 1.7mW 11b 1-1-1 MASH $\Delta\Sigma$ Time-to-Digital Converter	480
<i>Ying Cao, Paul Leroux, Wouter De Cock, Michiel Steyaert</i>	
A 120dB-SNR 100dB-THD+N 21.5mW/Channel Multibit CT $\Delta\Sigma$ DAC	482
<i>Abhishek Bandyopadhyay, Michael Determan, Sejun Kim, Khiem Nguyen</i>	
A 108dB-DR 120dB-THD and 0.5V_{rms} Output Audio DAC with Inter-Symbol-Interference-Shaping Algorithm in 45nm CMOS	484
<i>Lars Risbo, Rahmi Hezar, Burak Kelleci, Halil Kiper, Mounir Fares</i>	

DRAM & HIGH-SPEED I/O:

Session 28 Overview / Memory: DRAM & High-Speed I/O	486
An 8.4Gb/s 2.5pJ/b Mobile Memory I/O Interface Using Simultaneous Bidirectional Dual (Base+RF) Band Signaling	488
<i>Gyung-Su Byun, Yanghyo Kim, Jongsun Kim, Sai-Wang Tam, H-H Hsieh, P-Y Wu, C Jou, Jason Cong, Glenn Reinman, Mau-Chung Frank Chang</i>	
A 2.7Gb/s/mm² 0.9pJ/b/Chip 1Coil/Channel ThruChip Interface with Coupled-Resonator-Based CDR for NAND Flash Memory Stacking	490
<i>Noriyuki Miura, Yasuhiro Take, Mitsuko Saito, Yoichi Yoshida, Tadahiro Kuroda</i>	
A 12Gb/s Non-Contact Interface with Coupled Transmission Lines	492
<i>Tsutomu Takeya, Lan Nan, Shinya Nakano, Noriyuki Miura, Hiroki Ishikuro, Tadahiro Kuroda</i>	
A 4.8Gb/s Impedance-Matched Bidirectional Multi-Drop Transceiver for High-Capacity Memory Interface	494
<i>Woo-Yeol Shin, Gi-Moon Hong, Hyongmin Lee, Jae-Duk Han, Sunkwon Kim, Kyu-Sang Park, Dong-Hyuk Lim, Jung-Hoon Chun, Deog-Kyoon Jeong, Suhwan Kim</i>	
A 1.2V 12.8GB/s 2Gb Mobile Wide-I/O DRAM with 4\times128 I/Os Using TSV-Based Stacking	496
<i>Jung-Sik Kim, Chi Sung Oh, Hocheol Lee, Donghyuk Lee, Hyong-Ryol Hwang, Sooman Hwang, Byongwook Na, Joungwook Moon, Jin-Guk Kim, Hanna Park, Jang-Woo Ryu, Kiwon Park, Sang-Kyu Kang, So-Young Kim, Hoyoung Kim, Jong-Min Bang, Hyunyeon Cho, Minsoo Jang, Cheolmin Han, Jung-Bae Lee, Kye Hyun Kyung, Joo-Sun Choi, Young-Hyun Jun</i>	
A 40nm 2Gb 7Gb/s/pin GDDR5 SDRAM with a Programmable DQ Ordering Crosstalk Equalizer and Adjustable Clock-Tracking BW	498
<i>Seung-Jun Bae, Young-Soo Sohn, Tae-Young Oh, Si-Hong Kim, Yun-Seok Yang, Dae-Hyun Kim, Sang-Hyup Kwak, Ho-Seok Seol, Chang-Ho Shin, Min-Sang Park, Gong-Heom Han, Byeong-Cheol Kim, Yong-Ki Cho, Hye-Ran Kim, Su-Yeon Doo, Young-Sik Kim, Dong-Seok Kang, Young-Ryeol Choi, Sam-Young Bang, Sun-Young Park, Yong-Jae Shin, Gil-Shin Moon, Cheol-Goo Park, Woo-Seop Kim, Hyang-Ja Yang, Jeong-Don Lim, Kwang-Il Park, Joo Sun Choi, Young-Hyun Jun</i>	

A 58nm 1.8V 1Gb PRAM with 6.4MB/s Program BW	500
<i>Hoeju Chung, Byung Hoon Jeong, ByungJun Min, Youngdon Choi, Beak-Hyung Cho, Junho Shin, Jinyoung Kim, Jung Sunwoo, Joon-min Park, Qi Wang, Yong-jun Lee, Sooho Cha, Dukmin Kwon, Sangtae Kim, Sunghoon Kim, Yoohwan Rho, Mu-Hui Park, Jaewhan Kim, Ickhyun Song, Sunghyun Jun, Jaewook Lee, KiSeung Kim, Ki-won Lim, Won-ryul Chung, ChangHan Choi, HoGeun Cho, Inchul Shin, Woochul Jun, Seokwon Hwang, Ki-Whan Song, KwangJin Lee, Sang-whan Chang, Woo-Yeong Cho, Jei-Hwan Yoo, Young-Hyun Jun</i>	
A 1.6V 1.4Gb/s/pin Consumer DRAM with Self-Dynamic Voltage-Scaling Technique in 44nm CMOS Technology	502
<i>Hyun-Woo Lee, Ki-Han Kim, Young-Kyoung Choi, Ju-Hwan Shon, Nak-Kyu Park, Kwan-Weon Kim, Chulwoo Kim, Young-Jung Choi, Byong-Tae Chung</i>	
An Embedded DRAM Technology for High-Performance NAND Flash Memories	504
<i>Daisaburo Takashima, Mitsuhiro Noguchi, Noboru Shibata, Kazushige Kanda, Hiroshi Sukegawa, Shuso Fujii</i>	
A 700MHz 2T1C Embedded DRAM Macro in a Generic Logic Process with No Boosted Supplies	506
<i>Ki Chul Chun, Wei Zhang, Pulkit Jain, Chris H. Kim</i>	
Tutorials	510

FORUMS:

F1: Advanced Transmitters for Wireless Infrastructure	512
F2: Ultra-Low Voltage VLSIs for Energy Efficient Systems	514
F3: Towards Personalized Medicine and Monitoring for Healthy Living	516
F4: Design of “Green” High-Performance Processor Circuits	518
F5: Image Sensors for 3D Capture	520
F6: High-Speed Transceivers: Standards, Challenges, and Future	522

SHORT COURSE:

Cellular and Wireless LAN Transceivers: From Systems to Circuit Design	524
-------------------------------------------------------------------------------------	-----

EVENING SESSIONS:

EP1: Good, Bad, Ugly - 20 Years of Broadband Evolution: What’s Next?	525
EP2: 20-22nm Technology Options and Design Implications	526
ES0: Student Research Preview	527
ES1: Data Converter Breakthroughs in Retrospect	528
ES2: Wireless Sensor Systems: Solution & Technology	529
ES3: Future System and Memory Architectures: Transformations by Technology and Applications	530
ES4: Body Area Network: Technology, Solutions, and Standardization	531
ES5: Gb/s+ Portable Wireless Communications	532
ES6: Technologies for Smart Grid and Smart Meter	533
Author Index	534