

2010 International Symposium on System on Chip

(SOC 2010)

**Tampere, Finland
29-30 September 2010**

Editors:

**Jari Nurmi
Olli Vainio**

**Jarmo Takala
Perttu Salmela**



**IEEE Catalog Number: CFP10554-PRT
ISBN: 978-1-4244-8279-5**

Table of Contents

Hamming Distance Based 2-D Reordering with Power Efficient Don't Care Bit Filling: Optimizing the Test Data Compression Method	1
<i>Usha Mehta¹, Kankar Dasgupta², Niranjan Devashrayee¹</i>	
¹ Nirma University Ahmedabad India ² SAC ISRO Ahmedabad India	
Energy-Aware Run-Time Mapping for Homogeneous NoC	8
<i>Sun Guang, Li Yong, Zhang Yuanyuan, Su Li, Jin Depeng, Zeng Lieguang</i>	
Tsinghua University China	
Power Consumption Analysis and Energy Efficient Optimization for Turbo Decoder Implementation	12
<i>Pallavi Reddy¹, Rasheed Al Khayat², Amer Baghdadi², Fabien Clermidy¹, Michel Jezequel²</i>	
¹ CEA Grenoble France ² Telecom Bretagne France	
From Y-Chart to Seamless Integration of Application Design and Performance Simulation	18
<i>Subayal Khan¹, Eila Ovaska¹, Kari Tiensyrjä¹, Jari Nurmi²</i>	
¹ VTT Technical Research Centre of Finland ² Tampere University of Technology Finland	
Homogeneous MPSoC as Baseband Signal Processing Engine for OFDM Systems	26
<i>Roberto Airoidi, Fabio Garzia, Omer Anjum, Jari Nurmi</i>	
Tampere University of Technology Finland	
Efficient Floating-Point Texture Decompression	31
<i>Tomi Aarnio¹, Claudio Brunelli¹, Timo Viitanen²</i>	
¹ Nokia Research Center Finland ² Tampere University of Technology Finland	
A Flexible Integrated Cryptoprocessor for Authentication Protocols Based on Hyperelliptic Curve Cryptography	35
<i>Alexander Klimm, Matthias Haas, Oliver Sander, Jürgen Becker</i>	
KIT-ITIV Germany	
Process Variation and Layout Mismatch Tolerant Design of Source Synchronous Links for GALS Networks-on-Chip	43
<i>Alessandro Strano¹, Carles Hernández², Federico Silla², Davide Bertozzi¹</i>	
¹ University of Ferrara Italy ² Universidad de Valencia Spain	
Skip-links: A Dynamically Reconfiguring Topology for Energy Efficient NoCs	49
<i>Chris Jackson and Simon J. Hollis</i>	
University of Bristol UK	
Efficient Compensation of Delay Variations in High-Speed Network-on-Chip Data Links	55
<i>Sebastian Höppner, Dennis Walter, Holger Eisenreich, René Schüffny</i>	
TU Dresden Germany	

Implementation and Benchmarking of FFT Algorithms on Multicore Platforms	59
<i>Claudio Brunelli¹, Roberto Airoidi², Jari Nurmi²</i>	
¹ Nokia Corporation Finland ² Tampere University of Technology Finland	
Parameterized Decompression HW for a Program Memory Compression System	63
<i>Piia Saastamoinen and Jari Nurmi</i>	
Tampere University of Technology Finland	
A Case Study of Hierarchically Heterogeneous Application Modelling Using UML and Ptolemy II	68
<i>Sanna Määttä¹, Leandro Soares Indrusiak², Luciano Ost³, Leandro Möller⁴, Manfred Glesner⁴, Fernando Gehm Moraes³, Jari Nurmi¹</i>	
¹ Tampere University of Technology Finland ² University of York UK ³ Catholic University of Rio Grande do Sul Brazil ⁴ Technische Universität Darmstadt Germany	
State Chart Refinement Validation from Approximately Timed to Cycle Callable Models	72
<i>Rainer Findenig¹ and Wolfgang Ecker²</i>	
¹ Upper Austrian University of Applied Sciences Hagenberg Austria ² Infineon Technologies AG Munich Germany	
MCDA-Based Methodology for Efficient 3D-Design Space Exploration and Decision	76
<i>Nguyen Anh Vu Doan, Frédéric Robert, Yves De Smet, Dragomir Milojevic</i>	
Université Libre de Bruxelles Belgium	
A Message-Level Monitoring Protocol for QoS Flows in NoCs	84
<i>Leonel Tedesco, Thiago Rosa, Fernando Moraes</i>	
PUCRS Brazil	
H.264/AVC Framework for Multi-Core Embedded Video Encoders	89
<i>Tiago Dias¹, Nuno Roma², Leonel Sousa²</i>	
¹ ISEL-PI Lisbon INESC-ID Lisbon / IST-TU Lisbon Portugal ² INESC-ID Lisbon / IST-TU Lisbon Portugal	
Low-power, High-throughput Deblocking Filter for H.264/AVC	93
<i>Muhammad Nadeem¹, Stephan Wong¹, Georgi Kuzmanov¹, Ahsan Shabbir², Muhammad F. Nadeem¹, Fakhar Anjam¹</i>	
¹ TU Delft Netherlands ² TU Eindhoven Netherlands	
Reducing Instruction Memory Energy Consumption by Using Instruction Buffer and After Scheduling Analysis	99
<i>Vladimir Guzma, Teemu Pitkänen, Jarmo Takala</i>	
Tampere University of Technology Finland	
On-Line Dependability Enhancement of Multiprocessor SoCs by Resource Management	103
<i>Timon D. Ter Braak¹, Stephen T. Burgess², Heikki Hurskainen², Hans G. Kerkhoff¹, Bart Vermeulen³, Xiao Zhang¹</i>	
¹ University of Twente Netherlands ² Tampere University of Technology Finland ³ NXP	

Automatic Selection of Efficient Observability Points in Combinational Gate Level Circuits Using Particle Swarm Optimization	111
<i>Amirali Ghofrani, Fatemeh Javaheri, Saeed Safari, Zainalabedin Navabi</i>	
University of Tehran Iran	
Correct and Energy-Efficient Design of SoCs: the H.264 Encoder Case Study	115
<i>Adolf Abdallah¹, Abdoulaye Gamatie², Jean-Luc Dekeyser¹</i>	
¹ LIFL/USTL and INRIA France ² LIFL/CNRS and INRIA France	
Interconnect Routing of Embedded FPGAs Using Standard VLSI Routing Tools	121
<i>Thomas Coenen, Jochen Schleifer, Oliver Weiß, Tobias G. Noll</i>	
RWTH Aachen University Germany	
Heap Access Optimizations for a Hardware-Accelerated Java Virtual Machine	125
<i>Joonas Tyystjärvi¹, Tero Sääntti², Juha Plosila³</i>	
¹ Turku Centre for Computer Science Finland ² University of Turku Finland ³ Academy of Finland Research Council for Natural Sciences and Engineering Finland	
Hybrid On-Chip Clocking for Sensor Nodes	129
<i>Spencer Kellis, Nathaniel Gaskin, Bennion Redd, Eric Marsman, Richard Brown</i>	
University of Utah US	
Program Image Dissemination Protocol for Low-energy Multihop Wireless Sensor Networks	133
<i>Lasse Määttä, Jukka Suhonen, Teemu Laukkarinen, Timo Hämäläinen, Marko Hännikäinen</i>	
Tampere University of Technology Finland	
EMBRACE-SysC for Analysis of NoC-based Spiking Neural Network Architectures	139
<i>Sandeep Pande¹, Fearghal Morgan¹, Seamus Cawley¹, Brian McGinley¹, Snaider Carrillo², Jim Harkin², Liam McDaid²</i>	
¹ National University of Ireland Galway ² University of Ulster UK	
Useful-state Encoding: Network Control with Minimal Redundancy	146
<i>Kris Heyrman and Peter Veelaert</i>	
Ghent University College Belgium	
A Digit-Set-Interleaved Radix-8 Division/Square Root Kernel for Double-Precision Floating-Point	150
<i>Ingo Rust and Tobias G. Noll</i>	
RWTH Aachen University Germany	
Exploiting Control Management to Accelerate Radix-4 FFT on a Reconfigurable Platform	154
<i>Waqar Hussain, Fabio Garzia, Jari Nurmi</i>	
Tampere University of Technology Finland	

Design and Implementation of an OS-CFAR Processor Based on a New Rank Order Filtering Algorithm	158
<i>Zulfiqar Ali¹, Ali Arshad¹, Umair Razzaq¹, Sawaira Sana¹, Abdul Haseeb Ahmed², Abdullah Harris³</i>	
¹ Irtiqa Technologies Pakistan ² University of Michigan Ann Arbor US ³ Aalto University of Technology Helsinki Finland	
Optimized Communication Architecture of MPSoCs with a Hardware Scheduler: A System View	163
<i>Diandian Zhang¹, Han Zhang¹, Jeronimo Castrillon¹, Torsten Kempf¹, Gerd Ascheid¹, Rainer Leupers¹, Bart Vanthournout²</i>	
¹ RWTH Aachen University Germany ² CoWare NV (Synopsys) Leuven Belgium	
LDPC Decoder Area, Timing, and Energy Models for Early Quantitative Hardware Cost Estimates	169
<i>Matthias Korb and Tobias G. Noll</i>	
RWTH Aachen University Germany	
Power Emulation Based DVFS Efficiency Investigations for Embedded Systems	173
<i>Andreas Genser¹, Christian Bachmann², Christian Steger², Reinhold Weiss², Josef Haid³</i>	
¹ Graz University of Technology Austria ² Graz University of Technology Austria ³ Infineon Technologies Austria AG	
Multiprocessor System and Software Design for Distributed Control Applications	179
<i>Samarjit Chakraborty</i>	
TU Munich Germany	