

# **2010 International Symposium on System on Chip**

## **(SOC 2010)**

**Tampere, Finland  
29-30 September 2010**

### **Editors:**

**Jari Nurmi  
Olli Vainio**

**Jarmo Takala  
Perttu Salmela**



**IEEE Catalog Number: CFP10554-PRT  
ISBN: 978-1-4244-8279-5**

# Table of Contents

<b>Hamming Distance Based 2-D Reordering with Power Efficient Don't Care Bit Filling: Optimizing the Test Data Compression Method</b>	1
<i>Usha Mehta<sup>1</sup>, Kankar Dasgupta<sup>2</sup>, Niranjan Devashrayee<sup>1</sup></i>	
<sup>1</sup> Nirma University Ahmedabad India <sup>2</sup> SAC ISRO Ahmedabad India	
<b>Energy-Aware Run-Time Mapping for Homogeneous NoC</b>	8
<i>Sun Guang, Li Yong, Zhang Yuanyuan, Su Li, Jin Depeng, Zeng Lieguang</i>	
Tsinghua University China	
<b>Power Consumption Analysis and Energy Efficient Optimization for Turbo Decoder Implementation</b>	12
<i>Pallavi Reddy<sup>1</sup>, Rasheed Al Khayat<sup>2</sup>, Amer Baghdadi<sup>2</sup>, Fabien Clermidy<sup>1</sup>, Michel Jezequel<sup>2</sup></i>	
<sup>1</sup> CEA Grenoble France <sup>2</sup> Telecom Bretagne France	
<b>From Y-Chart to Seamless Integration of Application Design and Performance Simulation</b>	18
<i>Subayal Khan<sup>1</sup>, Eila Ovaska<sup>1</sup>, Kari Tiensyrjä<sup>1</sup>, Jari Nurmi<sup>2</sup></i>	
<sup>1</sup> VTT Technical Research Centre of Finland <sup>2</sup> Tampere University of Technology Finland	
<b>Homogeneous MPSoC as Baseband Signal Processing Engine for OFDM Systems</b>	26
<i>Roberto Airoldi, Fabio Garzia, Omer Anjum, Jari Nurmi</i>	
Tampere University of Technology Finland	
<b>Efficient Floating-Point Texture Decompression</b>	31
<i>Tomi Aarnio<sup>1</sup>, Claudio Brunelli<sup>1</sup>, Timo Viitanen<sup>2</sup></i>	
<sup>1</sup> Nokia Research Center Finland <sup>2</sup> Tampere University of Technology Finland	
<b>A Flexible Integrated Cryptoprocessor for Authentication Protocols Based on Hyperelliptic Curve Cryptography</b>	35
<i>Alexander Klimm, Matthias Haas, Oliver Sander, Jürgen Becker</i>	
KIT-ITIV Germany	
<b>Process Variation and Layout Mismatch Tolerant Design of Source Synchronous Links for GALS Networks-on-Chip</b>	43
<i>Alessandro Strano<sup>1</sup>, Carles Hernández<sup>2</sup>, Federico Silla<sup>2</sup>, Davide Bertozzi<sup>1</sup></i>	
<sup>1</sup> University of Ferrara Italy <sup>2</sup> Universidad de Valencia Spain	
<b>Skip-links: A Dynamically Reconfiguring Topology for Energy Efficient NoCs</b>	49
<i>Chris Jackson and Simon J. Hollis</i>	
University of Bristol UK	
<b>Efficient Compensation of Delay Variations in High-Speed Network-on-Chip Data Links</b>	55
<i>Sebastian Höppner, Dennis Walter, Holger Eisenreich, René Schüffny</i>	
TU Dresden Germany	

<b>Implementation and Benchmarking of FFT Algorithms on Multicore Platforms</b>	59
<i>Claudio Brunelli<sup>1</sup>, Roberto Airoldi<sup>2</sup>, Jari Nurmi<sup>2</sup></i>	
<sup>1</sup> Nokia Corporation Finland <sup>2</sup> Tampere University of Technology Finland	
<b>Parameterized Decompression HW for a Program Memory Compression System</b>	63
<i>Piia Saastamoinen and Jari Nurmi</i>	
Tampere University of Technology Finland	
<b>A Case Study of Hierarchically Heterogeneous Application Modelling Using UML and Ptolemy II</b>	68
<i>Sanna Määttä<sup>1</sup>, Leandro Soares Indrusiak<sup>2</sup>, Luciano Ost<sup>3</sup>, Leandro Möller<sup>4</sup>, Manfred Glesner<sup>4</sup>, Fernando Gehm Moraes<sup>3</sup>, Jari Nurmi<sup>1</sup></i>	
<sup>1</sup> Tampere University of Technology Finland <sup>2</sup> University of York UK <sup>3</sup> Catholic University of Rio Grande do Sul Brazil <sup>4</sup> Technische Universität Darmstadt Germany	
<b>State Chart Refinement Validation from Approximately Timed to Cycle Callable Models</b>	72
<i>Rainer Findenig<sup>1</sup> and Wolfgang Ecker<sup>2</sup></i>	
<sup>1</sup> Upper Austrian University of Applied Sciences Hagenberg Austria <sup>2</sup> Infineon Technologies AG Munich Germany	
<b>MCDA-Based Methodology for Efficient 3D-Design Space Exploration and Decision</b>	76
<i>Nguyen Anh Vu Doan, Frédéric Robert, Yves De Smet, Dragomir Milojevic</i>	
Université Libre de Bruxelles Belgium	
<b>A Message-Level Monitoring Protocol for QoS Flows in NoCs</b>	84
<i>Leonel Tedesco, Thiago Rosa, Fernando Moraes</i>	
PUCRS Brazil	
<b>H.264/AVC Framework for Multi-Core Embedded Video Encoders</b>	89
<i>Tiago Dias<sup>1</sup>, Nuno Roma<sup>2</sup>, Leonel Sousa<sup>2</sup></i>	
<sup>1</sup> ISEL-PI Lisbon INESC-ID Lisbon / IST-TU Lisbon Portugal <sup>2</sup> INESC-ID Lisbon / IST-TU Lisbon Portugal	
<b>Low-power, High-throughput Deblocking Filter for H.264/AVC</b>	93
<i>Muhammad Nadeem<sup>1</sup>, Stephan Wong<sup>1</sup>, Georgi Kuzmanov<sup>1</sup>, Ahsan Shabbir<sup>2</sup>, Muhammad F. Nadeem<sup>1</sup>, Fakhar Anjam<sup>1</sup></i>	
<sup>1</sup> TU Delft Netherlands <sup>2</sup> TU Eindhoven Netherlands	
<b>Reducing Instruction Memory Energy Consumption by Using Instruction Buffer and After Scheduling Analysis</b>	99
<i>Vladimír Guzma, Teemu Pitkänen, Jarmo Takala</i>	
Tampere University of Technology Finland	
<b>On-Line Dependability Enhancement of Multiprocessor SoCs by Resource Management</b>	103
<i>Timon D. Ter Braak<sup>1</sup>, Stephen T. Burgess<sup>2</sup>, Heikki Hurskainen<sup>2</sup>, Hans G. Kerkhoff<sup>1</sup>, Bart Vermeulen<sup>3</sup>, Xiao Zhang<sup>1</sup></i>	
<sup>1</sup> University of Twente Netherlands <sup>2</sup> Tampere University of Technology Finland <sup>3</sup> NXP	

<b>Automatic Selection of Efficient Observability Points in Combinational Gate Level Circuits Using Particle Swarm Optimization</b>	111
<i>Amirali Ghofrani, Fatemeh Javaheri, Saeed Safari, Zainalabedin Navabi</i>	
University of Tehran Iran	
<b>Correct and Energy-Efficient Design of SoCs: the H.264 Encoder Case Study</b>	115
<i>Adolf Abdallah<sup>1</sup>, Abdoulaye Gamatie<sup>2</sup>, Jean-Luc Dekeyser<sup>1</sup></i>	
<sup>1</sup> LIFL/USTL and INRIA France <sup>2</sup> LIFL/CNRS and INRIA France	
<b>Interconnect Routing of Embedded FPGAs Using Standard VLSI Routing Tools</b>	121
<i>Thomas Coenen, Jochen Schleifer, Oliver Weiß, Tobias G. Noll</i>	
RWTH Aachen University Germany	
<b>Heap Access Optimizations for a Hardware-Accelerated Java Virtual Machine</b>	125
<i>Joonas Tyystjärvi<sup>1</sup>, Tero Säntti<sup>2</sup>, Juha Plosila<sup>3</sup></i>	
<sup>1</sup> Turku Centre for Computer Science Finland <sup>2</sup> University of Turku Finland <sup>3</sup> Academy of Finland Research Council for Natural Sciences and Engineering Finland	
<b>Hybrid On-Chip Clocking for Sensor Nodes</b>	129
<i>Spencer Kellis, Nathaniel Gaskin, Bennion Redd, Eric Marsman, Richard Brown</i>	
University of Utah US	
<b>Program Image Dissemination Protocol for Low-energy Multihop Wireless Sensor Networks</b>	133
<i>Lasse Määttä, Jukka Suhonen, Teemu Laukkarinen, Timo Hämäläinen, Marko Hännikäinen</i>	
Tampere University of Technology Finland	
<b>EMBRACE-SysC for Analysis of NoC-based Spiking Neural Network Architectures</b>	139
<i>Sandeep Pande<sup>1</sup>, Fearghal Morgan<sup>1</sup>, Seamus Cawley<sup>1</sup>, Brian McGinley<sup>1</sup>, Snaider Carrillo<sup>2</sup>, Jim Harkin<sup>2</sup>, Liam McDaid<sup>2</sup></i>	
<sup>1</sup> National University of Ireland Galway <sup>2</sup> University of Ulster UK	
<b>Useful-state Encoding: Network Control with Minimal Redundancy</b>	146
<i>Kris Heyrman and Peter Veelaert</i>	
Ghent University College Belgium	
<b>A Digit-Set-Interleaved Radix-8 Division/Square Root Kernel for Double-Precision Floating-Point</b>	150
<i>Ingo Rust and Tobias G. Noll</i>	
RWTH Aachen University Germany	
<b>Exploiting Control Management to Accelerate Radix-4 FFT on a Reconfigurable Platform</b>	154
<i>Waqar Hussain, Fabio Garzia, Jari Nurmi</i>	
Tampere University of Technology Finland	

<b>Design and Implementation of an OS-CFAR Processor Based on a New Rank Order Filtering Algorithm</b>	158
<i>Zulfiqar Ali<sup>1</sup>, Ali Arshad<sup>1</sup>, Umair Razzaq<sup>1</sup>, Sawaira Sana<sup>1</sup>, Abdul Haseeb Ahmed<sup>2</sup>, Abdullah Harris<sup>3</sup></i>	
<sup>1</sup> Irtiqa Technologies Pakistan <sup>2</sup> University of Michigan Ann Arbor US <sup>3</sup> Aalto University of Technology Helsinki Finland	
<b>Optimized Communication Architecture of MPSoCs with a Hardware Scheduler: A System View</b>	163
<i>Diandian Zhang<sup>1</sup>, Han Zhang<sup>1</sup>, Jeronimo Castrillon<sup>1</sup>, Torsten Kempf<sup>1</sup>, Gerd Ascheid<sup>1</sup>, Rainer Leupers<sup>1</sup>, Bart Vanthournout<sup>2</sup></i>	
<sup>1</sup> RWTH Aachen University Germany <sup>2</sup> CoWare NV (Synopsys) Leuven Belgium	
<b>LDPC Decoder Area, Timing, and Energy Models for Early Quantitative Hardware Cost Estimates</b>	169
<i>Matthias Korb and Tobias G. Noll</i>	
RWTH Aachen University Germany	
<b>Power Emulation Based DVFS Efficiency Investigations for Embedded Systems</b>	173
<i>Andreas Genser<sup>1</sup>, Christian Bachmann<sup>2</sup>, Christian Steger<sup>2</sup>, Reinhold Weiss<sup>2</sup>, Josef Haid<sup>3</sup></i>	
<sup>1</sup> Graz University of Technology Austria <sup>2</sup> Graz University of Technology Austria <sup>3</sup> Infineon Technologies Austria AG	
<b>Multiprocessor System and Software Design for Distributed Control Applications</b>	179
<i>Samarjit Chakraborty</i>	
TU Munich Germany	