

Proceedings

12 IEEE EUROPEAN TEST SYMPOSIUM

ETS 2007

TABLE OF CONTENTS

ETS 2007

Foreword	ix
Organizing Committee	x
Steering Committee	xii
Program Committee	xii
ETS 2006 Paper Award	xiii
Test Technology Technical Council	xiv

Plenary Presentations

If It's All about Yield, Why Talk about Testing?	3
<i>René Segers</i>	
Electronics Design-for-Test: Past, Present and Future	4
<i>Ben Bennets</i>	

Fault and Defect Diagnosis

Adaptive Debug and Diagnosis without Fault Dictionaries.....	7
<i>Stefan Holst and Hans-Joachim Wunderlich</i>	
DERRIC: A Tool for Unified Logic Diagnosis	13
<i>A. Rousset, A. Bosio, P. Girard, C. Landrault, S. Pravossoudovitch, and A. Virazel</i>	

Mixed Signal DFT and Test

A Digitally Testable Capacitance-Insensitive Mixed-Signal Filter	21
<i>Erik Schüller, Marcelo Negreiros, Pascal Nouet, and Luigi Carro</i>	

NoC Testing

Test Configurations for Diagnosing Faulty Links in NoC Switches	29
<i>Jaan Raik, Raimund Ubar, and Vineeth Govind</i>	
Optimization of NoC Wrapper Design under Bandwidth and Test Time Constraints.....	35
<i>Fawnizu Azmadi Hussin, Tomokazu Yoneda, and Hideo Fujiwara</i>	

Advances in RF Test

FPGA Architecture for RF Transceiver System and Mixed-Signal Low Cost Tests.....	43
<i>Ivo Koren, Frank Demmerle, Roland May, Martin Kaibel, and Sebastian Sattler</i>	
Digital Generation of Signals for Low Cost RF BIST.....	49
<i>Marcelo Negreiros, Luigi Carro, and Altamiro A. Susin</i>	
Variance Reduction for Supply Ramp Based Cheap RF Test Alternatives	55
<i>Shaji Krishnan, René Jonker, and Leon van de Logt</i>	

Diagnosis and Debug

Parallel Scan-Like Testing and Fault Diagnosis Techniques for Digital Microfluidic Biochips.....	63
<i>Tao Xu and Krishnendu Chakrabarty</i>	
Communication-Centric SoC Debug Using Transactions	69
<i>Bart Vermeulen, Kees Goossens, Remco van Steeden, and Martijn Bennebroek</i>	

Simulation and Verification

Electrical Simulation Model of the 2T-FLOTOX Core-Cell for Defect Injection and Faulty Behavior Prediction in eFlash Memories.....	77
<i>O. Ginez, J.-M. Daga, P. Girard, C. Landrault, S. Pravossoudovitch, and A. Virazel</i>	

Memory Test

PPM Reduction on Embedded Memories in System on Chip	85
<i>Said Hamdioui, Zaid Al-Ars, Javier Jimenez, and Jose Calero</i>	
An Integrated Built-in Test and Repair Approach for Memories with 2D Redundancy	91
<i>Philipp Öhler, Sybille Hellebrand, and Hans-Joachim Wunderlich</i>	
Dynamic Two-Cell Incorrect Read Fault due to Resistive-Open Defects in the Sense Amplifiers of SRAMs	97
<i>A. Ney, P. Girard, C. Landrault, S. Pravossoudovitch, A. Virazel, and M. Bastian</i>	

On-Line Testing and Self-Test

A Novel Approach for Online Sensor Testing Based on an Encoded Test Stimulus	105
<i>N. Dumas, Z. Xu, K. Georgopoulos, J.F.T. Bunyan, and A. Richardson</i>	

Selecting Power-Optimal SBST Routines for On-Line Processor Testing.....	111
<i>A. Merentitis, N. Kranitis, A. Paschalidis, and D. Gizopoulos</i>	
Optimal Contexts for the Self-Test of Coarse Grain Dynamically Reconfigurable Processors.....	117
<i>Tomoo Inoue, Takashi Fujii, and Hideyuki Ichihara</i>	

Fault Grading and Test Quality

A Seed-Selection Method to Increase Defect Coverage for LFSR-Reseeding-Based Test Compression	125
<i>Zhanglei Wang, Krishnendu Chakrabarty, and Michael Bienek</i>	
Ultra Fast Parallel Fault Analysis on Structurally Synthesized BDDs	131
<i>Raimund Ubar, Sergei Devadze, Jaan Raik, and Artur Jutman</i>	
Computation and Application of Absolute Dominators in Industrial Designs	137
<i>René Krenz-Bååth, Andreas Glowatz, and Juergen Schloeffel</i>	

Diagnosis and Yield Improvement

Analyzing Volume Diagnosis Results with Statistical Learning for Yield Improvement	145
<i>Huaxing Tang, Sharma Manish, Janusz Rajski, Martin Keim, and Brady Benware</i>	
Diagnostic Test Generation Based on Subsets of Faults.....	151
<i>Irith Pomeranz and Sudhakar M. Reddy</i>	

Single Event Upsets

Static and Dynamic Analysis of SEU Effects in SRAM-Based FPGAs.....	159
<i>L. Sterpone and M. Violante</i>	
System Level Approaches for Mitigation of Long Duration Transient Faults in Future Technologies.....	165
<i>C.A. Lisbôa, M.I. Erigson, and L. Carro</i>	

Delay and Performance Test

Automatic Generation of Instructions to Robustly Test Delay Defects in Processors.....	173
<i>Sankar Gurumurthy, Ramtilak Vemu, Jacob A. Abraham, and Daniel G. Saab</i>	
On the Automatic Generation of Test Programs for Path-Delay Faults in Microprocessor Cores	179
<i>P. Bernardi, M. Grossi, E. Sánchez, and M. Sonza Reorda</i>	
Purely Digital BIST for Any PLL or DLL.....	185
<i>Stephen Sunter and Aubin Roy</i>	

Embedded Tutorials

System-in-Package, A Combination of Challenges and Solutions	193
<i>P. Cauvet, S. Bernard, and M. Renovell</i>	
Embedded Tutorial: IC Test Cost Benchmarking.....	200
<i>Klaus Luther</i>	

Wafer Level Reliability Screens	201
<i>Peter Maxwell</i>	
Embedded Tutorial on Low Power Test.....	202
<i>Nicola Nicolici and Xiaoqing Wen</i>	

ETS06 Best Paper

“Analogue Network of Converters”: A DFT Technique to Test a Complete Set of ADCs and DACs Embedded in a Complex SiP or SOC	211
<i>V. Kerzérho, P. Cauvet, S. Bernard, F. Azaïs, M. Comte, and M. Renovell</i>	

Author Index	217
---------------------------	-----