2007 Design, Automation & Test in Europe Conference & Exhibition

Nice, France
16-20 April 2007

Volume 1 of 3

IEEE Catalog Number: 07EX1635
ISBN: 978-3-9810801-2-4

Table of Contents

1.4: Communication Synthesis under Timing Constraints

Moderators: J. Teich, Erlangen-Nuremberg U, DE, M. Heijligers, NXP Semiconductors, NL

1.5: Performance Modelling and Synthesis of Analogue/Mixed-Signal Circuits

Moderators: F. V. Fernandez, IMSE, CSIC and Seville U, ES, L. Hedrich, Frankfurt/M U, DE

Interactive Presentation

1.6: System Level Mapping and Simulation

Moderators: T. Henriksson, NXP Semiconductors, NL; L. Thiele, ETH Zurich, CH

2.3: Test Infrastructure of SoCs and its Verification

Moderators: F. Novak, Jozef Stefan Institute, SL, R. Dorsch, IBM, Boeblingen, DE

Interactive Presentations

2.4: HOT TOPIC – Microprocessors in the Era of Terascale Integration

Moderator: A. González, Intel and UPC, ES

2.5: Statistical / Nonlinear Analysis and Verification for Analogue Circuits

Moderators: G. Vandersteen, IMEC, BE, J. Roychowdhury, Minnesota U, US

Interactive Presentation

2.6: System Modeling and Specification

Moderators: T. Schattkowsky, Paderborn U, DE, W. Klingauf, TU Braunschweig, DE

Interactive Presentations

2.7: Design Space Exploration and Nano-Technologies for Reconfigurable Computing
Moderators: W. Luk, Imperial College, London, UK, R. Lysecky, Arizona U, US

Interactive Presentation

3.2: Implementation of LDPC Codecs for Various Communication Standards
Moderators: M. Heijligers, NXP Semiconductors, NL, N. Wehn, Kaiserslautern U, DE

Interactive Presentation

3.3: Testing NoCs

Moderators: Z. Peng, Linkoping U, SE; J. Raik, TU Tallinn, ES

3.4: Synthesis at System and Architectural Levels

Moderators: P. Pop, DTU, DK; S. Chakraborty, National U of Singapore, SG

Interactive Presentations

3.5: Analogue and Mixed-Signal Design and Characterization

Moderators: A. Rodriguez-Vazquez, AnaFocus, ES; M. Glesner, TU Darmstadt, DE

4.5: Application-Specific Architectures

Moderators: T. Austin, U of Michigan, US; B. Calder, Microsoft, US

Interactive Presentations

4.6: Technology and Process Aware Low Power Circuit Design

Moderators: A.J. Acosta, Seville U/IMSE, ES; B.C. Paul, Toshiba, US

Interactive Presentation

4.7: Hardware Implementation of MPSoCs and NoCs Architectures

Moderators: K. Goossens, NXP Semiconductors, NL; B. Candaele, Thales Communications, FR

5.4: EMBEDDED TUTORIAL AND PANEL – Heterogeneous Systems on Chip and Systems in Package

Organizers/Moderators: B. Courtois, TIMA Laboratory, FR; I. O'Connor, Ecole Centrale de Lyon, FR

5.5: Novel Directions in Architectural Simulation and Validation

Moderators: E.M. Aboulhamid, Montreal U, CA; T. Austin, U of Michigan, US

Interactive Presentation

5.6: Power Management

Moderators: D. Soudris, Thrace Democritus U, GR; M. Poncino, Politecnico di Torino, IT

Interactive Presentations

5.7: Advanced Techniques for Embedded Processors Design

Moderators: W. Kruijtzer, NXP Semicoductors, NL; G. Martin, Tensilica, US

Interactive Presentation

6.1: HOT TOPIC II: Power Supply and Power Management in Ubicom (Ubiquitous Communication and Computation Special Day)

6.2: Best Industrial Systems Designs in Communication and Multimedia

Moderators: O. Deprez, Texas Instruments, FR; M. Heijligers, NXP Semiconductors, NL

6.3: Nano and FIFO

Moderators: E. Larsson, Linkoping U, SE; D. Gizopoulos, Piraeus U, GR

Interactive Presentation

6.4: System Level Validation

Moderators: F. Fummi, Verona U, IT; M. Lajolo, NEC Laboratories, US

Interactive Presentations

6.5: Model-Based Design for Embedded Systems

Moderators: P.J. Mosterman, The MathWorks, Inc, US; H. Giese, Paderborn U, DE

Interactive Presentation

6.6: PANEL SESSION – Life Begins at 65 – Unless You Are Mixed Signal

Organizers: N. Nandra, Synopsys, US; R. Wittmann, Nokia, DE
Moderator: G. Gielen, KU Leuven, BE

6.7: Resource Optimisation for Best Effort and Quality of Service

Moderators: M. Coppolla, STMicroelectronics, IT; P. Ienne, EPFL Lausanne, CH

7.1 HOT TOPIC – Testing 35 Billions of Transistors in 2020, Is It Possible?

Organizers: L. Anghel, TIMA Laboratory, FR; M.-L. Flottes, LIRMM, Montpellier, FR
Moderator Y. Zorian, Virage Logic, US

7.2 Designs in Avionics, Military and Space

Moderators: P. Manet, U Catholique de Louvain, BE ; I. Soderquist, SAAB AB, Saab Avitronics, SE

Interactive Presentations

7.4: Timing Analysis and Validation

Moderators: F. Salice, Politecnico di Milano, IT; P. Sanchez, Cantabria U, ES

7.5: Model-Based Analysis and Middleware of Embedded Systems

Moderators: S. van Loo, Philips Research, NL; H. De Groot, European Microsoft Innovation Centre, DE

Interactive Presentation

7.6: Advanced Architectures for Low Power Optimization

Moderators: J. Henkel, Karlsruhe U, DE; A. Macii, Politecnico di Torino, IT

Interactive Presentations

7.7: Performance Analysis for NoC Architectures

Moderators: S. Murali, Stanford U, US; L. Carloni, UCB, ES

Interactive Presentation

8.1: TUTORIAL SESSION – State of the Art for Safety Critical Systems (Space and Aeronautics Special Day)

Organizers: S. Prudhomme, Airbus, FR; E. Lansard, Alcatel Alenia Space, FR
Moderator: S. Prudhomme, Airbus, FR

8.2: Secure Systems

Moderators: R. Pacalet, ENST, FR; R. Locatelli, STMicroelectronics, FR

8.3: Reliable Microarchitectures

Moderators: S. Vassiliadis, TU Delft, NL; P. Ienne, EPFL Lausanne, CH

Interactive Presentations

8.4: Formal Techniques to Enhance the Verification Flow

Moderators: V. Bertacco, U of Michigan, US; S. Quer, Politecnico di Torino, IT

Interactive Presentation

8.5: Interconnect Extraction and Synthesis

Moderators: R. Suaya, Mentor Graphics, FR; P. Feldmann, IBM T J Watson Research Center, US

Interactive Presentation

8.6: EMBEDDED TUTORIAL/PANEL – A Future of Customizable Processors: Are We There Yet?

Organizers: L. Pozzi, Lugano U, CH; P. Paulin, STMicroelectronics, CA
Moderator: P. Paulin, STMicroelectronics, CA

8.7: Placement and Floorplanning

Moderators: J. Dielissen, NXP Semiconductors, NL; T. Shiple, Synopsys, FR

9.1.1: HOT TOPIC I – Industrial Applications (Space and Aeronautics Special Day)

Organizers: S. Prudhomme, Airbus, FR; E. Lansard, Alcatel Alenia Space, FR
Moderator: E. Lansard, Alcatel Alenia Space, FR

9.1.2: LUNCH TIME KEYNOTE – Setting the Industrial Scene (Space and Aeronautics Special Day)

Organizers/Moderators: S. Prudhomme, Airbus, FR; E. Lansard, Alcatel Alenia Space, FR

9.2: Crypto Blocks and Security

Moderators: R. Locatelli, STMicroelectronics, IT; R. Pacalet, ENST, FR

9.3: Variation Tolerant Mixed Signal Test

Moderators: A. Rubio, UP Catalunya, ES; S. Mir, TIMA Laboratory, FR

Interactive Presentations

9.4: SAT Techniques for Verification

Moderators: R. Bloem, TU Graz, AT; R. Drechsler, Bremen U, DE

Interactive Presentation

9.5: Compiler Techniques for Customisable Architectures

Moderators: A. Darte, ENS Lyon, FR; H. van Someren, ACE Associated Compiler Experts, NL

Interactive Presentations

9.6: Interconnect Optimization and Metastability

Moderators: S. Sapatnekar, Minnesota U, US; T. Shiple, Synopsys, FR

9.7: Physical and Device Simulation

Moderators: M. Zwolinski, Southampton U, UK; F. Gaffiot, Ecole Centrale de Lyon, FR

Interactive Presentation

10.1: HOT TOPIC II – Development and Industrialization (Space and Aeronautics Special Day)

Organizers/Moderators: S. Prudhomme, Airbus, FR; E. Lansard, Alcatel Alenia Space, FR

10.2: Wireless Communication and Networking System Implementation

Moderators: C. Heer, Infineon Technologies, DE ; O. Deprez, Texas Instruments, FR

Interactive Presentation

10.3: Soft Error Evaluation and Tolerance

Moderators: C. Metra, Bologna U, IT; B. Gottlieb, Intel, US

Interactive Presentation

10.4: EMBEDDED TUTORIAL – EDA – A Pivotal Theme in the European Technology Platforms - ARTEMIS and ENIAC

Organizers/Moderators: P. Magarshack, STMicroelectronics, FR; E. Schutz, STMicroelectronics, BE

10.5: Memory and Instruction-Set Customization for Real-Time Systems

Moderators: T.-W. Kuo, National Taiwan U, ROC ; H. van Someren, ACE Associated Compiler Experts, NL

10.6: Order Reduction and Variation-Aware Interconnect Modelling

Moderators: L. Daniel, Massachusetts Institute of Technology, US; L.M. Silveira, TU Lisbon, PT

11.3: System Reliability and Security Issues

Moderators: C. Bolchini, Politecnico di Milano, IT; S. Bocchio, STMicroelectronics, IT

11.4: Statistical Timing and Worst-Delay Corner Analysis

Moderators: M. Berkelaar, Magma Design Automation, NL; J. Cortadella, UP Catalunya, ES

11.5: Real-Time Methodologies

Moderators: I. Puaut, Rennes U/IRISA, FR; S. Baruah, North Carolina U, US

11.6: Impact of Nanometer Technologies in MPSoCs and SoC Design

Moderators: R. Marculescu, Carnegie Mellon U, US; D. Atienza, DACYA – Madrid Complutense U, ES

11.7: High-Level Memory and Clock Power Optimization
Moderators: R. Zafalon, STMicroelectronics, IT; J. Haid, Infineon Technologies, DE