2006 IEEE International Test Conference

Santa Clara, CA 22-27 October 2006

Volume 1 of 2



IEEE Catalog Number:

06CH37787 1-4244-0291-3

Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number: 06CH37787

ISBN: 1-4244-0291-3

ISSN: 1089-3539

Additional Copies of This Publication Are Available from:

IEEE Service Center 445 Hoes Lane Piscataway, NJ 08854 IEEE Service Center 445 Hoes Lane

Piscataway, NJ 08854

Phone: (800) 678-IEEE

(732) 981-1393

Fax: (732) 981-9667

E-mail: customer-service@ieee.org

Optimizing the Cost of Test at Intel Using per Device Data	1
Test Economics - What can a Board/System Test Engineer do to Influence Supply Operation Metrics	9
Behavioral Test Economics	18
Test Software Generation Productivity and Code Quality Improvement by applying Software Engineering Techniques	27
Stefan Vock, Markus Schmid, Hans Martin von Staudt	
A Framework of High-quality Transition Fault ATPG for Scan Circuits	35
An Efficient Pruning Method to Guide the Search of Precision Tests in Statistical Timing Space Leonard Lee, Li-C. Wang	41
Exact At-speed Delay Fault Grading in Sequential Circuits	51
At-Speed Structural Test For High-Performance ASICs	61
Fault Modeling and Detection for Drowsy SRAM Caches	71
Improved Match-Line Test and Repair Methodology Including Power-Supply Noise Testing for Content-Addressable Memories	81
DRAM-Specific Space of Memory Tests	90
Testing MRAM for Write Disturbance Fault Chin-Lung Su, Chih-Wea Tsai, Cheng-Wen Wu, Chien-Chung Hung, Young-Shying Chen, Ming-Jer Kao	100
Technique to Detect RF Interface and Contact Issues During Production Testing Martin Dresler	109
Integrated RF-CMOS Transceivers challenge RF Test	115
Combining Internal Probing with Artificial Neural Networks for Optimal RFIC Testing	123
Alternate Test of RF Front Ends with IP Constraints: Frequency Domain Test Generation and Validation S. Sermet Akbay, José L. Torres, Julie M. Rumer, Abhijit Chatterjee, Joel Amtsfield	132
IEEE P1581 - GETTING MORE BOARD TEST OUT OF BOUNDARY SCAN	142
Analog Boundary-Scan Description Language (ABSDL) for Mixed-Signal Board Test	152
Lead Free Through Hole Technology (THT) and Contact Repeatability in In-Circuit Test	161
Implementation of Solder-bead Probing in High Volume Manufacturing	171
Multi Strobe Circuit for 2.133GHz Memory Test System	181

A Real-Time Delta-Time-to-Voltage Converter for Clock Jitter Measurement	190
Fully-Digital Time-To-Digital Converter for ATE with Autonomous Calibration	198
Periodic Jitter Amplitude Calibration with Walking Strobe	208
A Rapid Yield Learning Flow Based on Production Integrated Layout-Aware Diagnosis Martin Keim, Nagesh Tamarapalli, Huaxing Tang, Manish Sharma, Janusz Rajski	216
Modeling and Testing Process Variation in Nanometer CMOS	226
Fully automated semiconductor operating condition testing	236
Selective and Accurate Fail Data Capture in Compression Environment for Volume Diagnostics	245
Signature Analyzer Design For Yield Learning Support	255
Signature Based Diagnosis for Logic BIST	265
An Accelerated Jitter Tolerance Test Technique On Ate For 1.5gb/S And 3gb/S Serial-Ata	274
Massively Parallel Validation Of High-Speed Serial Interfaces Using Compact Instrument Modules Mohamed Hafed, Daniel Watkins, Clarence Tam, Bardia Pishdad	284
Bit Error Rate Estimation for Improving Jitter Testing of High-Speed Serial Links	294
A High Speed Reduced Pin Count JTAG Interface	304
A Case Study of Using IEEE P1687 (IJTAG) for High-Speed Serial I/O Characterization and Testing Jeff Rearick, Aaron Volz	314
Reusable, Low-cost, and Flexible Multidrop System JTAG Architecture	322
Recognition of Sensitized Longest Paths in Transition Delay Test	332
Improving Transition Fault Test Pattern Quality through At-Speed Diagnosis	338
Comparison of Delay Tests on Silicon	347
High-voltage and high-power PLL diagnostics using advanced cooling and emission images Franco Stellari, Peilin Song, Timothy E. Diemoz, Alan J. Weger, Tami Vogel, Steven C. Wilson, John Pennings, Richard F. Rizzolo	357
Timing Defect Diagnosis in Presence of Crosstalk for Nanometer Technology Vishal J. Mehta, Malgorzata Marek-Sadowska, Kun-Han Tsai, Janusz Rajski	367
A Logic Diagnosis Methodology for Improved Localization and Extraction of Accurate Defect Behavior R. Desineni, O. Poku, R. D. (Shawn) Blanton	377
Testing of Precision DACs Using Low-Resolution ADCs with Dithering Le Jin, Hosam Haggag, Randall Geiger, Degang Chen	387

A Novel Ganged DAC Solution for Multi-Site Testing	397
Perfect data reconstruction algorithm of time interleaved ADCs	403
Design for Board and System Level Structural Test and Diagnosis Toai Vo, Zhiyuan Wang, Ted Eaton, Pradipta Ghosh, Huai Li, Young Lee, Weili Wang, Hongshin Jun, Rong Fang, Dan Singletary, Xinli Gu	409
Interconnect Delay Fault Test on Boards and SoCs with Multiple Clock Domains	419
SiP-TAP: JTAG for SiP Frans de Jong, Alex Biewenga	426
Self-Checking and Self-Diagnosing 32-bit Microprocessor Multiplier	436
Dependable Network-on-Chip Router Able to Simultaneously Tolerate Soft Errors and Crosstalk Arthur Pereira Frantz, Fernanda Lima Kastensmidt, Luigi Carro, Érika Cota	446
Estimating Error Rate during Self-Test via One's Counting	455
Testing of UltraSPARC T1 Microprocessor and its Challenges	464
The Challenge Of Testing The Arm Cortex-A8tm Microprocessor Core	474
Test Structure and Testing of the Microsoft XBOX 360TM Processor High Speed Front Side Bus	484
Issues on Test Optimization with Known Good Dies and Known Defective Dies - A Statistical Perspective Benjamin N. Lee, Li-C. Wang, Magdy S. Abadir	490
A Novel and Practical Control Scheme for Inter-Clock At-Speed Testing	500
Power Supply Noise in Delay Testing Jing Wang, D. M. H. Walker, Ananta Majhi, Bram Kruseman, Stefan Eichenberger, Guido Gronthoud, Luis Elvira Villagra, Paul van de Wiel	510
X-Press Compactor for 1000x Reduction of Test Data	520
A Unified Approach to Test Generation and Test Data Volume Reduction	530
Test Compression for FPGAs	540
Defect-Oriented and Time-ConstrainedWafer-Level Test-Length Selection for Core-Based Digital SoCs" Sudarshan Bahukudumbi, Krishnendu Chakrabarty	549
Diagnostic Test Generation for Arbitrary Faults	559
Fault Coverage Estimation for Non-Random Functional Input Sequences	568
Pattern Pruner: Automatic Pattern Size Reduction Method that Uses Computational Intelligence-Based Testing Eric Liau Chee Hong, Manfred Menke, Thomas Janik, Doris Schmitt-Landsiedel	578

A Study of Per-Pin Timing Jitter Scope	588
DIBPro: Automatic Diagnostic Program Generation Tool	505
Venkat Kalyanaraman, Bruce C. Kim, Pramod Variyam, Sasikumar Cherubal	373
Characterize Predicted vs Actual IR Drop in a Chip Using Scan Clocks	603
Efficient Latch and Clock Structures for System-on-Chip Test Flexibility	611
Fault Detection by Output Response Comparison of Identical Circuits Using Half-Frequency Compatible Sequences	619
Irith Pomeranz, Sudhakar M. Reddy	010
Jump Simulation: A Technique for Fast and Precise Scan Chain Fault Diagnosis	628
Diagnosis with Limited Failure Information Yu Huang, Wu-Tung Cheng, Nagesh Tamarapalli, Janusz Rajski, Randy Klingenberg	637
Improving Precision Using Mixed-level Fault Diagnosis	647
Using Limited Dependence Sequential Expansion for Decompressing Test Vectors	657
A Multilayer Data Copy Scheme for Low Cost Test with Controlled Scan-In Power for Multiple Scan Chain Designs	666
Shih Ping Lin, Chung Len Lee, Jwu E Chen, Ji-Jan Chen, Kun-Lun Luo, Wen-Ching Wu	
Test Data Compression of 100x for Scan-Based BIST	674
HDL Program Slicing to Reduce Bounded Model Checking Search Overhead	684
Characteristic States and Cooperative Game Based Search for Efficient Sequential ATPG and Design Validation	691
Xiaoding Chen, Michael S. Hsiao	= 0.4
Study of Implication Based Pseudo Functional Testing Manan Syal, Yi-Shing Chang, Sreejit Chakravarty, Kameshwar Chandrasekar, Vishnu Vimjam, Michael S. Hsiao	701
Prospects for Wafer-Level Testing of Gigascale Chips with Electrical and Optical I/O Interconnects	711
Multi-Gigahertz Testing of Wafer-Level Packaged Devices	718
ISI Injection Filter Designs Using PIN and Varactor Diodes for SerDes Testing on ATE Fengming Zhang, Warren Necoechea	728
Debug of the CELL Processor: Moving the Lab into Silicon. Mack Riley, Nathan Chelstrom, Mike Genden, Shoji Sawamura	735
Embedded Memory Diagnosis: An Industrial Workflow	744
Embedded Memory Field Returns - Trials and Tribulations	753
A Functional Coverage Metric for Estimating the Gate-Level Fault Coverage of Functional Tests	759

Cache Resident Functional Microprocessor Testing: Avoiding High Speed Io Issues	769
Automatic generation of instruction sequences targeting hard-to-detect structural faults in a processor	776
A Predictable Robust Fully Programmable Analog Gaussian Noise Source for Mixed-Signal/Digital ATE Sadok Aouini, Gordon W. Roberts	785
Built-in Fault Diagnosis for Tunable Analog Systems Using an Ensemble Method	795
Linearity Test of Analog-to-Digital Converters Using Kalman Filtering	805
Evaluating And Improving Transient Error Tolerance Of Cmos Digital Vlsi Circuits Chong Zhao, Sujit Dey	814
Combinational Logic Soft Error Correction	824
Seamless Intergration of SER in Rewiring-based Design Space Exploration	833
On-chip Test and Repair of Memories for Static and Dynamic Faults	842
A Reconfigurable Built-In Self-Repair Scheme for Multiple Repairable RAMs in SOCs	852
An Enhanced EDAC Methodology for Low Power PSRAM	861
Very-Low Voltage (VLV) and VLV Ratio (VLVR) Testing for Quality, Reliability, and Outlier Detection Jeffrey L. Roehr	871
Cost Effective Outliers Screening with Moving Limits and Correlation Testing for Analogue ICs	877
The Power of Exhaustive Bridge Diagnosis using IDDQ Speed, Confidence, and Resolution	887
Cycle-Accurate Test Power Modeling and its Application to SoC Test Scheduling	897
Preferred Fill: A Scalable Method to Reduce Capture Power for Scan Based Designs	907
BIST Power Reduction Using Scan-Chain Disable in the Cell Processor	917
A Robust, Self-Tuning CMOS Circuit for Built-in Go/No-Go Testing of Synthesizer Phase Noise	925
Novel Architecture for On-Chip AC Characterization of I/Os	935
Testable Design for Adaptive Linear Equalizer in High-Speed Serial Links <i>Mitchell Lin, Kwang-Ting (Tim) Cheng</i>	945
Structural Tests for Jitter Tolerance in SerDes Receivers	955
The Design, Implementation and Analysis of Test Experiments	965
Classifying Bad Chips and Ordering Test Sets	974

Structural Testing Of High-Speed Serial Buses: A Case Study Analysis	984
A Survey of Test Problems and Solutions	993
The Economics of Implementing Scan Compression to Reduce Test Data Volume and Test Application Time	1003
The Role of ATPG Fault Diagnostics in Driving Physical Analysis	1012
What is DFM & DFY and Why Should I Care?	1019
The Design and Validation of IP for DFM/DFY Assurance	1028
Data Analysis Techniques for CMOS Technology Characterization and Product Impact Assessment	1035
IEEE P1687: Toward Standardized Access of Embedded Instrumentation	1045
On-line Boundary-Scan Testing in Service of Extended Products	1053
OCI: Open Compression Interface	1063
Too Many Players in Semiconductor Test	1067
The Future of the Test Industry, Bumpy Ride or Smooth Sailing?	1068
Cost of Test - Big Driver in ATE	1069
Status Of The ATE Industry	1070
Zero Defect: Mission Impossible	1071
Zero Defect Mission Requires an Arsenal	1072
Zero Defect Strategy for Electronic Components in Automotive Applications	1074
Zero Defects Needs Third Party Software to Succeed	1076
Zero Defects managing Variation & Interaction In The Total Value Chain	1078
SoC and Multi-Core Debug: Are Design for Debug (DFD) features that are put in reuse cores sufficient for Silicon Debug?	1080
Are Design for Debug (DFD) Features that are Put in Reuse Cores Sufficient for Silicon Debug? - position statement	1082
Teresa L. McLaurin	-

SOC and Multicore Debug: Are Design for Debug (DFD) Features that Are Put in Re-use Cores Sufficient for Silicon Debug?	1083
Bob Gottlieb	
SOC and Multi-Core Debug: Are Design for Debug (DFD) features that are put in reuse cores sufficient for Silicon Debug?	1084
High-Speed I/O Tests in High-Volume Manufacturing	1085
High-Speed I/O Tests in High-Volume Manufacturing	1087
High-Speed I/O Tests in High-Volume Manufacturing: What is Necessary? What is Sufficient?	1089
What Trends are Emerging in Microprocessor Test as CMT Architecture Scales SERDES IO to 100% Interconnect?	1091
HVM of High Speed I/O: We Need Many Options But Don't Want to Use Them	1093
Role of Test in Yield Learning for 65nm and Beyond	1094
Role of Test in Yield Learning for 65 nm and Beyond	1095
Role of Test in Yield Learning for 65nm and Beyond	1097
Role of Test in Yield Learning for 65nm and Beyond	1098