

2006 IEEE International Test Conference

**Santa Clara, CA
22-27 October 2006**

Volume 1 of 2



**IEEE Catalog Number:
ISBN:**

**06CH37787
1-4244-0291-3**

**Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number: 06CH37787
ISBN: 1-4244-0291-3
ISSN: 1089-3539

Additional Copies of This Publication Are Available from:

IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
Phone: (800) 678-IEEE
 (732) 981-1393
Fax: (732) 981-9667
E-mail: customer-service@ieee.org

Table of Contents

Optimizing the Cost of Test at Intel Using per Device Data	1
<i>Robert Edmondson, Gregory Iovino, Richard Kacprowicz</i>	
Test Economics - What can a Board/System Test Engineer do to Influence Supply Operation Metrics.....	9
<i>Sylvain Tourangeau, Bill Eklow</i>	
Behavioral Test Economics.....	18
<i>Scott Davidson, Anthony Ambler, Helen Davidson</i>	
Test Software Generation Productivity and Code Quality Improvement by applying Software Engineering Techniques.....	27
<i>Stefan Vock, Markus Schmid, Hans Martin von Staudt</i>	
A Framework of High-quality Transition Fault ATPG for Scan Circuits.....	35
<i>Seiji Kajihara, Shohei Morishima, Toshiyuki Maeda, Shuji Hamada</i>	
An Efficient Pruning Method to Guide the Search of Precision Tests in Statistical Timing Space.....	41
<i>Leonard Lee, Li-C. Wang</i>	
Exact At-speed Delay Fault Grading in Sequential Circuits.....	51
<i>M.M.Vaseekar Kumar, S.Tragoudas, S.Chakravarty, R.Jayabharathi</i>	
At-Speed Structural Test For High-Performance ASICs.....	61
<i>Vikram Iyengar, Toshihiko Yokota, Kazuhiro Yamada, Theo Anemikos, Bob Bassett, Mike Degregorio, Rudy Farmer, Gary Grise, Mark Johnson, Dave Milton, Mark Taylor, Frank Woytowich</i>	
Fault Modeling and Detection for Drowsy SRAM Caches.....	71
<i>Wei Pei, Wen-Ben Jone, Yi-Ming Hu</i>	
Improved Match-Line Test and Repair Methodology Including Power-Supply Noise Testing for Content-Addressable Memories	81
<i>Rahul Nadkarni, Igor Arsovski, Reid Wistort, Valerie Chickanosky</i>	
DRAM-Specific Space of Memory Tests.....	90
<i>Zaid Al-Ars, Said Hamdioui, Ad van de Goor, Georgi Gaydadjiev, Joerg Vollrath</i>	
Testing MRAM for Write Disturbance Fault.....	100
<i>Chin-Lung Su, Chih-Wea Tsai, Cheng-Wen Wu, Chien-Chung Hung, Young-Shying Chen, Ming-Jer Kao</i>	
Technique to Detect RF Interface and Contact Issues During Production Testing.....	109
<i>Martin Dresler</i>	
Integrated RF-CMOS Transceivers challenge RF Test	115
<i>Frank Demmerle</i>	
Combining Internal Probing with Artificial Neural Networks for Optimal RFIC Testing	123
<i>Sofiane Ellouz, Patrice Gamand, Christophe Kelma, Bertrand Vandewiele, Bruno Allard</i>	
Alternate Test of RF Front Ends with IP Constraints: Frequency Domain Test Generation and Validation	132
<i>S. Sermet Akbay, José L. Torres, Julie M. Rumer, Abhijit Chatterjee, Joel Amtsfeld</i>	
IEEE P1581 - GETTING MORE BOARD TEST OUT OF BOUNDARY SCAN.....	142
<i>Heiko Ehrenberg, Bob Russell, Bradford Van Treuren</i>	
Analog Boundary-Scan Description Language (ABSDL) for Mixed-Signal Board Test.....	152
<i>Bambang Suparjo, Adam Ley, Adam Cron, Heiko Ehrenberg</i>	
Lead Free Through Hole Technology (THT) and Contact Repeatability in In-Circuit Test.....	161
<i>Rosa D. Reinoso</i>	
Implementation of Solder-bead Probing in High Volume Manufacturing.....	171
<i>Madhavan (Mady) Doraiswamy, James J (JJ) Grealish</i>	
Multi Strobe Circuit for 2.133GHz Memory Test System	181
<i>Kazuhiro Yamamoto, Masakatsu Suda, Toshiyuki Okayasu, Hirokatsu Nijima, Koichi Tanaka</i>	

Table of Contents

A Real-Time Delta-Time-to-Voltage Converter for Clock Jitter Measurement	190
<i>Kiyotaka Ichiyama, Masahiro Ishida, Takahiro J. Yamaguchi, Mani Soma</i>	
Fully-Digital Time-To-Digital Converter for ATE with Autonomous Calibration.....	198
<i>Jochen Rivoir</i>	
Periodic Jitter Amplitude Calibration with Walking Strobe.....	208
<i>Lucy Liu, Eddie Lew</i>	
A Rapid Yield Learning Flow Based on Production Integrated Layout-Aware Diagnosis.....	216
<i>Martin Keim, Nagesh Tamarapalli, Huaxing Tang, Manish Sharma, Janusz Rajski</i>	
Modeling and Testing Process Variation in Nanometer CMOS.....	226
<i>Mehrdad Nourani, Arun Radhakrishnan</i>	
Fully automated semiconductor operating condition testing.....	236
<i>Thomas Nirmaier, Wolfgang Spirkl, Eric Liau Chee Hong</i>	
Selective and Accurate Fail Data Capture in Compression Environment for Volume Diagnostics	245
<i>Ajay Khoche, Domenico Chindamo, Michael Braun, Martin Fischer</i>	
Signature Analyzer Design For Yield Learning Support.....	255
<i>Nishant P. Patil, Subhasish Mitra, Steven S. Lumetta</i>	
Signature Based Diagnosis for Logic BIST.....	265
<i>Wu-Tung Cheng, Manish Sharma, Thomas Rinderknecht, Liyang Lai, Chris Hill</i>	
An Accelerated Jitter Tolerance Test Technique On Ate For 1.5gb/S And 3gb/S Serial-Ata.....	274
<i>Y. Fan, Y. Cai, L. Fang, A. Verma, W. Burchanowski, Z. Zilic, S. Kumar</i>	
Massively Parallel Validation Of High-Speed Serial Interfaces Using Compact Instrument Modules	284
<i>Mohamed Hafed, Daniel Watkins, Clarence Tam, Bardia Pishdad</i>	
Bit Error Rate Estimation for Improving Jitter Testing of High-Speed Serial Links.....	294
<i>Dongwoo Hong, Kwang-Ting (Tim) Cheng</i>	
A High Speed Reduced Pin Count JTAG Interface.....	304
<i>Lee Whetsel</i>	
A Case Study of Using IEEE P1687 (IJTAG) for High-Speed Serial I/O Characterization and Testing	314
<i>Jeff Rearick, Aaron Volz</i>	
Reusable, Low-cost, and Flexible Multidrop System JTAG Architecture.....	322
<i>Hung-chi Lihn</i>	
Recognition of Sensitized Longest Paths in Transition Delay Test.....	332
<i>Shuji Hamada, Toshiyuki Maeda, Atsuo Takatori, Yasuyuki Noduyama, Yasuo Sato</i>	
Improving Transition Fault Test Pattern Quality through At-Speed Diagnosis.....	338
<i>Nandu Tendolkar, Dawit Belete, Bill Schwarz, Bob Podnar, Akshay Gupta, Steve Karako, Wu-Tung Cheng, Alex Babin, Kun-Han Tsai, Nagesh Tamarapalli, Greg Aldrich</i>	
Comparison of Delay Tests on Silicon.....	347
<i>Wangqi Qiu, D. M. H. Walker, Neil Simpson, Divya Reddy, Anthony Moore</i>	
High-voltage and high-power PLL diagnostics using advanced cooling and emission images	357
<i>Franco Stellari, Peilin Song, Timothy E. Diemoz, Alan J. Weger, Tami Vogel, Steven C. Wilson, John Pennings, Richard F. Rizzolo</i>	
Timing Defect Diagnosis in Presence of Crosstalk for Nanometer Technology	367
<i>Vishal J. Mehta, Malgorzata Marek-Sadowska, Kun-Han Tsai, Janusz Rajski</i>	
A Logic Diagnosis Methodology for Improved Localization and Extraction of Accurate Defect Behavior	377
<i>R. Desineni, O. Poku, R. D. (Shawn) Blanton</i>	
Testing of Precision DACs Using Low-Resolution ADCs with Dithering.....	387
<i>Le Jin, Hosam Haggag, Randall Geiger, Degang Chen</i>	

Table of Contents

A Novel Ganged DAC Solution for Multi-Site Testing	397
<i>Joseph Kwan, Qing Zhao</i>	
Perfect data reconstruction algorithm of time interleaved ADCs	403
<i>Dr. Fang Xu</i>	
Design for Board and System Level Structural Test and Diagnosis	409
<i>Toai Vo, Zhiyuan Wang, Ted Eaton, Pradipta Ghosh, Huai Li, Young Lee, Weili Wang, Hongshin Jun, Rong Fang, Dan Singletary, Xinli Gu</i>	
Interconnect Delay Fault Test on Boards and SoCs with Multiple Clock Domains	419
<i>Hyunbean Yi, Jaehoon Song, Sungju Park</i>	
SiP-TAP: JTAG for SiP	426
<i>Frans de Jong, Alex Biewenga</i>	
Self-Checking and Self-Diagnosing 32-bit Microprocessor Multiplier	436
<i>Mahmut Yilmaz, Derek R. Hower, Sule Ozev, Daniel J. Sorin</i>	
Dependable Network-on-Chip Router Able to Simultaneously Tolerate Soft Errors and Crosstalk	446
<i>Arthur Pereira Frantz, Fernanda Lima Kastensmidt, Luigi Carro, Érika Cota</i>	
Estimating Error Rate during Self-Test via One’s Counting	455
<i>Shideh Shahidi, Sandeep K. Gupta</i>	
Testing of UltraSPARC T1 Microprocessor and its Challenges	464
<i>P. J. Tan, Tung Le, Keng-Hian Ng, Prasad Mantri, James Westfall</i>	
The Challenge Of Testing The Arm Cortex-A8tm Microprocessor Core	474
<i>Teresa L. McLaurin</i>	
Test Structure and Testing of the Microsoft XBOX 360TM Processor High Speed Front Side Bus	484
<i>Tung Pham, Brian Koehler, Daniel Young, Louis Bushard</i>	
Issues on Test Optimization with Known Good Dies and Known Defective Dies - A Statistical Perspective	490
<i>Benjamin N. Lee, Li-C. Wang, Magdy S. Abadir</i>	
A Novel and Practical Control Scheme for Inter-Clock At-Speed Testing	500
<i>Hiroshi Furukawa, Xiaoqing Wen, Laung-Terng Wang, Boryau Sheu, Zhigang Jiang, Shianling Wu</i>	
Power Supply Noise in Delay Testing	510
<i>Jing Wang, D. M. H. Walker, Ananta Majhi, Bram Kruseman, Stefan Eichenberger, Guido Gronthoud, Luis Elvira Villagra, Paul van de Wiel</i>	
X-Press Compactor for 1000x Reduction of Test Data	520
<i>J. Rajski, J. Tyszer, G. Mrugalski, W.-T. Cheng, N. Mukherjee, M. Kassab</i>	
A Unified Approach to Test Generation and Test Data Volume Reduction	530
<i>Yung-Chieh Lin, Kwang-Ting Cheng</i>	
Test Compression for FPGAs	540
<i>Mehdi B. Tahoori, Subhasish Mitra</i>	
Defect-Oriented and Time-Constrained Wafer-Level Test-Length Selection for Core-Based Digital SoCs"	549
<i>Sudarshan Bahukudumbi, Krishnendu Chakrabarty</i>	
Diagnostic Test Generation for Arbitrary Faults	559
<i>Naresh K. Bhatti, R.D. (Shawn) Blanton</i>	
Fault Coverage Estimation for Non-Random Functional Input Sequences	568
<i>Soumitra Bose, Vishwani D. Agrawal</i>	
Pattern Pruner: Automatic Pattern Size Reduction Method that Uses Computational Intelligence-Based Testing	578
<i>Eric Liau Chee Hong, Manfred Menke, Thomas Janik, Doris Schmitt-Landsiedel</i>	

Table of Contents

A Study of Per-Pin Timing Jitter Scope	588
<i>Takahiro J. Yamaguchi, Satoshi Iwamoto, Masahiro Ishida, Mani Soma</i>	
DIBPro: Automatic Diagnostic Program Generation Tool	595
<i>Venkat Kalyanaraman, Bruce C. Kim, Pramod Variyam, Sasikumar Cherubal</i>	
Characterize Predicted vs Actual IR Drop in a Chip Using Scan Clocks	603
<i>Zahi Abuhamdeh, Philip Pears, Jeff Remmers, Alfred L. Crouch, Bob Hannagan</i>	
Efficient Latch and Clock Structures for System-on-Chip Test Flexibility	611
<i>David E. Lackey</i>	
Fault Detection by Output Response Comparison of Identical Circuits Using Half-Frequency Compatible Sequences	618
<i>Irith Pomeranz, Sudhakar M. Reddy</i>	
Jump Simulation: A Technique for Fast and Precise Scan Chain Fault Diagnosis	628
<i>Yu-Long Kao, Wei-Shun Chuang, James C.-M. Li</i>	
Diagnosis with Limited Failure Information	637
<i>Yu Huang, Wu-Tung Cheng, Nagesh Tamarapalli, Janusz Rajski, Randy Klingenberg</i>	
Improving Precision Using Mixed-level Fault Diagnosis	647
<i>M. Enamul Amyeen, Debashis Nayak, Srikanth Venkataraman</i>	
Using Limited Dependence Sequential Expansion for Decompressing Test Vectors	657
<i>Avijit Dutta, Nur A. Touba</i>	
A Multilayer Data Copy Scheme for Low Cost Test with Controlled Scan-In Power for Multiple Scan Chain Designs	666
<i>Shih Ping Lin, Chung Len Lee, Jwu E Chen, Ji-Jan Chen, Kun-Lun Luo, Wen-Ching Wu</i>	
Test Data Compression of 100x for Scan-Based BIST	674
<i>Masayuki Arai, Satoshi Fukumoto, Kazuhiko Iwasaki</i>	
HDL Program Slicing to Reduce Bounded Model Checking Search Overhead	684
<i>Jen-Chieh Ou, Daniel G. Saab, Jacob A. Abraham</i>	
Characteristic States and Cooperative Game Based Search for Efficient Sequential ATPG and Design Validation	691
<i>Xiaoding Chen, Michael S. Hsiao</i>	
Study of Implication Based Pseudo Functional Testing	701
<i>Manan Syal, Yi-Shing Chang, Sreejit Chakravarty, Kameshwar Chandrasekar, Vishnu Vimjam, Michael S. Hsiao</i>	
Prospects for Wafer-Level Testing of Gigascale Chips with Electrical and Optical I/O Interconnects	711
<i>Hiren D. Thacker, James D. Meindl</i>	
Multi-Gigahertz Testing of Wafer-Level Packaged Devices	718
<i>A. M. Majid, D.C. Keezer, J. Jayabalan, M. R. Rotaru</i>	
ISI Injection Filter Designs Using PIN and Varactor Diodes for SerDes Testing on ATE	728
<i>Fengming Zhang, Warren Necochea</i>	
Debug of the CELL Processor: Moving the Lab into Silicon	735
<i>Mack Riley, Nathan Chelstrom, Mike Genden, Shoji Sawamura</i>	
Embedded Memory Diagnosis: An Industrial Workflow	744
<i>Davide Appello, Vincenzo Tancorre</i>	
Embedded Memory Field Returns - Trials and Tribulations	753
<i>Jitendra B. Khare, Amit B. Shah, Ashok Raman, Girish Rayas</i>	
A Functional Coverage Metric for Estimating the Gate-Level Fault Coverage of Functional Tests	759
<i>Sungchul Park, Li Chen, Praveen K. Parvathala, Srinivas Patil, Irith Pomeranz</i>	

Table of Contents

Cache Resident Functional Microprocessor Testing: Avoiding High Speed Io Issues	769
<i>Ismet Bayraktaroglu, Jim Hunt, Daniel Watkins</i>	
Automatic generation of instruction sequences targeting hard-to-detect structural faults in a processor	776
<i>Sankar Gurumurthy, Shobha Vasudevan, Jacob A. Abraham</i>	
A Predictable Robust Fully Programmable Analog Gaussian Noise Source for Mixed-Signal/Digital ATE	785
<i>Sadok Aouini, Gordon W. Roberts</i>	
Built-in Fault Diagnosis for Tunable Analog Systems Using an Ensemble Method	795
<i>Hongjoong Shin, Joonsung Park, Jacob A. Abraham</i>	
Linearity Test of Analog-to-Digital Converters Using Kalman Filtering	805
<i>Le Jin, Degang Chen, Randall Geiger</i>	
Evaluating And Improving Transient Error Tolerance Of Cmos Digital Vlsi Circuits	814
<i>Chong Zhao, Sujit Dey</i>	
Combinational Logic Soft Error Correction	824
<i>Subhasish Mitra, Ming Zhang, Saad Waqas, Norbert Seifert, Balkaran Gill, Kee Sup Kim</i>	
Seamless Intergration of SER in Rewiring-based Design Space Exploration	833
<i>Sobeeh Almkhaizim, Yiorgos Makris, Yu-Shen Yang, Andreas Veneris</i>	
On-chip Test and Repair of Memories for Static and Dynamic Faults	842
<i>Sanjay K. Thakur, Rubin A. Parekhji, A. N. Chandorkar</i>	
A Reconfigurable Built-In Self-Repair Scheme for Multiple Repairable RAMs in SOCs	852
<i>Tsu-Wei Tseng, Jin-Fu Li, Chih-Chiang Hsu, Alex Pao, Kevin Chiu, Eliot Chen</i>	
An Enhanced EDAC Methodology for Low Power PSRAM	861
<i>Po-Yuan Chen, Yi-Ting Yeh, Chao-Hsun Chen, Jeng-Shen Lee, Yu-Chang Lin, Jen-Chieh Yeh, Cheng-Wen Wu</i>	
Very-Low Voltage (VLV) and VLV Ratio (VLVR) Testing for Quality, Reliability, and Outlier Detection	871
<i>Jeffrey L. Roehr</i>	
Cost Effective Outliers Screening with Moving Limits and Correlation Testing for Analogue ICs	877
<i>Liquan Fang, Mohammed Lemnawar, Yizi Xing</i>	
The Power of Exhaustive Bridge Diagnosis using IDDQ Speed, Confidence, and Resolution	887
<i>Doug Heaberlin</i>	
Cycle-Accurate Test Power Modeling and its Application to SoC Test Scheduling	897
<i>Soheil Samii, Erik Larsson, Krishnendu Chakrabarty, Zebo Peng</i>	
Preferred Fill: A Scalable Method to Reduce Capture Power for Scan Based Designs	907
<i>Santiago Remersaro, Xijiang Lin, Zhuo Zhang, Sudhakar M. Reddy, Irith Pomeranz, Janusz Rajski</i>	
BIST Power Reduction Using Scan-Chain Disable in the Cell Processor	917
<i>Christian Zoellin, Hans-Joachim Wunderlich, Nicolas Maeding, Jens Leenstra</i>	
A Robust, Self-Tuning CMOS Circuit for Built-in Go/No-Go Testing of Synthesizer Phase Noise	925
<i>Erdem S. Erdogan, Sule Ozev</i>	
Novel Architecture for On-Chip AC Characterization of I/Os	935
<i>N. Vijayaraghavan, Balwant Singh, Saurabh Singh, Vishal Srivastava</i>	
Testable Design for Adaptive Linear Equalizer in High-Speed Serial Links	945
<i>Mitchell Lin, Kwang-Ting (Tim) Cheng</i>	
Structural Tests for Jitter Tolerance in SerDes Receivers	955
<i>Stephen Sunter, Aubin Roy</i>	
The Design, Implementation and Analysis of Test Experiments	965
<i>Peter Maxwell</i>	
Classifying Bad Chips and Ordering Test Sets	974
<i>François-Fabien Ferhani, Edward J. McCluskey</i>	

Table of Contents

Structural Testing Of High-Speed Serial Buses: A Case Study Analysis	984
<i>Eric Johnson</i>	
A Survey of Test Problems and Solutions.....	993
<i>Jeff Rearick</i>	
The Economics of Implementing Scan Compression to Reduce Test Data Volume and Test Application Time	1003
<i>Chris Allsup</i>	
The Role of ATPG Fault Diagnostics in Driving Physical Analysis	1012
<i>Roger Nicholson, Cathy Kardach, Bruce Cory</i>	
What is DFM & DFY and Why Should I Care ?	1019
<i>Rajesh Raina</i>	
The Design and Validation of IP for DFM/DFY Assurance.....	1028
<i>Robert Aitken</i>	
Data Analysis Techniques for CMOS Technology Characterization and Product Impact Assessment	1035
<i>Anne Gattiker, Manjul Bhushan, Mark B. Ketchen</i>	
IEEE P1687: Toward Standardized Access of Embedded Instrumentation	1045
<i>Ken Posse, Al Crouch, Jeff Rearick, Bill Eklow, Mike Laisne, Ben Bennetts, Jason Doege, Mike Ricchetti, J-F Côté</i>	
On-line Boundary-Scan Testing in Service of Extended Products	1053
<i>Ilkka Reis, Peter Collins, Marc van Houcke</i>	
OCI: Open Compression Interface	1063
<i>Bruce Cory, Rohit Kapur, Mick Tegethoff, Mark Kassab, Brion Keller, Kee Sup Kim, Dwayne Burek, Steve Oakland, Benoit Nadeau-Dostie</i>	
Too Many Players in Semiconductor Test.....	1067
<i>Mark Fitzgerald</i>	
The Future of the Test Industry, Bumpy Ride or Smooth Sailing?.....	1068
<i>Laurie Balch</i>	
Cost of Test - Big Driver in ATE	1069
<i>Risto Puhakka</i>	
Status Of The ATE Industry.....	1070
<i>David Egan</i>	
Zero Defect: Mission Impossible	1071
<i>Erik Jan Marinissen, Sandeep Kumar Goel</i>	
Zero Defect Mission Requires an Arsenal	1072
<i>David Migl</i>	
Zero Defect Strategy for Electronic Components in Automotive Applications	1074
<i>Joachim Glueck, Ralph Wagner, Rainer Bunz, Herbert Koch, Claus Schmidt, Robert Bosch</i>	
Zero Defects Needs Third Party Software to Succeed.....	1076
<i>Taylor Scanlon</i>	
Zero Defects managing Variation & Interaction In The Total Value Chain.....	1078
<i>Robert van Rijsinge</i>	
SoC and Multi-Core Debug: Are Design for Debug (DFD) features that are put in reuse cores sufficient for Silicon Debug?.....	1080
<i>Sankaran Menon</i>	
Are Design for Debug (DFD) Features that are Put in Reuse Cores Sufficient for Silicon Debug? - position statement.....	1082
<i>Teresa L. McLaurin</i>	

Table of Contents

SOC and Multicore Debug: Are Design for Debug (DFD) Features that Are Put in Re-use Cores Sufficient for Silicon Debug?.....	1083
<i>Bob Gottlieb</i>	
SOC and Multi-Core Debug: Are Design for Debug (DFD) features that are put in reuse cores sufficient for Silicon Debug?.....	1084
<i>Michael Genden</i>	
High-Speed I/O Tests in High-Volume Manufacturing.....	1085
<i>Shida Sheibani</i>	
High-Speed I/O Tests in High-Volume Manufacturing.....	1087
<i>Brian Swing</i>	
High-Speed I/O Tests in High-Volume Manufacturing: What is Necessary? What is Sufficient?	1089
<i>Mike Tripp</i>	
What Trends are Emerging in Microprocessor Test as CMT Architecture Scales SERDES IO to 100% Interconnect?.....	1091
<i>Ron Lesnikoski</i>	
HVM of High Speed I/O: We Need Many Options But Don't Want to Use Them	1093
<i>Bruce Cory</i>	
Role of Test in Yield Learning for 65nm and Beyond	1094
Role of Test in Yield Learning for 65 nm and Beyond	1095
<i>Thomas Ho</i>	
Role of Test in Yield Learning for 65nm and Beyond	1097
<i>Sanjiv Taneja</i>	
Role of Test in Yield Learning for 65nm and Beyond	1098
<i>Rene Segers</i>	