PROCEEDINGS OF SPIE

Design-Process-Technology Co-optimization for Manufacturability XIV

Chi-Min Yuan
Ryoung-Han Kim
Editors

26–27 February 2020
San Jose, California, United States

Sponsored by
SPIE

Cosponsored by
Hitachi High Technologies, America, Inc. (United States)

Published by
SPIE

Volume 11328

Proceedings of SPIE 0277-786X, V. 11328

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

The papers in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. Additional papers and presentation recordings may be available online in the SPIE Digital Library at SPIEDigitalLibrary.org.

The papers reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from these proceedings:
Author(s), "Title of Paper," in *Design-Process-Technology Co-optimization for Manufacturability XIV*, edited by Chi-Min Yuan, Ryoung-Han Kim, Proceedings of SPIE Vol. 11328 (SPIE, Bellingham, WA, 2020) Seven-digit Article CID Number.

ISSN: 0277-786X
ISSN: 1996-756X (electronic)

ISBN: 9781510634237
ISBN: 9781510634244 (electronic)

Published by
SPIE
P.O. Box 10, Bellingham, Washington 98227-0010 USA
Telephone +1 360 676 3290 (Pacific Time) · Fax +1 360 647 1445
SPIE.org
Copyright © 2020, Society of Photo-Optical Instrumentation Engineers.

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of copying fees. The Transactional Reporting Service base fee for this volume is $18.00 per article (or portion thereof), which should be paid directly to the Copyright Clearance Center (CCC), 222 Rosewood Drive, Danvers, MA 01923. Payment may also be made electronically through CCC Online at copyright.com. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher. The CCC fee code is 0277-786X/20/$18.00.

Printed in the United States of America Vm7 i ffUb 5ggcWJUhYg ≠bW" i bXYf`]WYbgY Zfca GD=9.

Publication of record for individual papers is online in the SPIE Digital Library.

SPIE. DIGITAL LIBRARY

SPIEDigitalLibrary.org

Paper Numbering: *Proceedings of SPIE* follow an e-First publication model. A unique citation identifier (CID) number is assigned to each article at the time of publication. Utilization of CIDs allows articles to be fully citable as soon as they are published online, and connects the same identifier to all online and print versions of the publication. SPIE uses a seven-digit CID article numbering system structured as follows:

- The first five digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B … 0Z, followed by 10-1Z, 20-2Z, etc. The CID Number appears on each page of the manuscript.

Contents

vii *Authors*
ix *Conference Committee*

AI AND MACHINE LEARNING

11328 03 **Machine Learning using retarget data to improve accuracy of fast lithographic hotspot detection** [11328-2]

11328 05 **Implementing Machine Learning OPC on product layouts** [11328-4]

11328 06 **Advanced memory cell design optimization with inverse lithography technology** [11328-5]

ADVANCED DESIGNS

11328 07 **Standard cell architectures for N2 node: transition from FinFET to nanosheet and to forksheet device** [11328-6]

11328 08 **Approaches for full coverage physical design space exploration and analysis by synthetic layout generation** [11328-7]

11328 09 **An automated system for checking process friendliness and routability of standard cells** [11328-8]

11328 0A **Sequential 3D standard cell 4T architecture using design crenellation and self-aligned MOL for N2 technology and beyond** [11328-9]

PATTERN MATCHING

11328 0C **DTCO acceleration to fight scaling stagnation (Invited Paper)** [11328-11]

11328 0D **Dynamic pattern matching flow to enable low escape rate weak point detection** [11328-12]

11328 0E **Integrating enhanced hotspot library into manufacturing OPC correction flow** [11328-13]

11328 0F **Exploring patterning limit and enhancement techniques to improve printability of 2D shapes at 3nm node** [11328-33]

DFM BY CHIP MAKERS

11328 0H Foundry approach for layout risk assessment through comprehensive pattern harvesting and large-scale data analysis [11328-15]

11328 0I Process related yield risk mitigation with in-design pattern replacement for system ICs manufactured at advanced technology nodes [11328-16]

DESIGN FOR MANUFACTURING

11328 0L Systematic DTCO flow for yield improvement at 14/12nm technology node [11328-19]

11328 0M Co-optimizing DFM enhancements and their impact on layout-induced circuit performance for analog designs [11328-20]

11328 0N Enabling nanoimprint simulator for quality verification; process-design co-optimization toward high volume manufacturing [11328-21]

11328 0O Process variation-aware mask optimization with iterative improvement by subgradient method and boundary flipping [11328-22]

DEVICE AND INTEGRATION

11328 0Q Efficient design of guard rings and antenna diodes to improve manufacturability of FDSOI circuits [11328-24]

11328 0R Cost-performance optimization of fine-pitch W2W bonding: functional system partitioning with heterogeneous FEOL/BEOL configurations [11328-25]

11328 0S How utilizing curvilinear design enables better manufacturing process window [11328-26]

DPTCO FROM EQUIPMENT VENDORS

11328 0V Holistic method for reducing overlay error at the 5nm node and beyond (Invited Paper) [11328-29]

DPTCO FROM EDA VENDORS

11328 0W New approaches to physical verification closure and cloud computing come to the rescue in the EUV era (Invited Paper) [11328-30]

11328 0Y **Multi-varied implementations with common underpinnings in design technology co-optimization (Invited Paper)** [11328-32]

POSTER SESSION

11328 0Z **An advanced and efficient methodology for process setup and monitoring by using process stability diagnosis in computational lithography** [11328-34]

11328 10 **Via optimization methodology for enhancing robustness of design at 14/12nm technology node** [11328-35]

11328 12 **Explore process weak patterns for manufacturing friendly design** [11328-39]

11328 14 **VIA design optimization for fast yield ramping in advanced nodes** [11328-41]

11328 16 **Early detection of Cu pooling with advanced CMP modeling** [11328-43]

11328 17 **CMP simulation-based dummy fill optimization** [11328-44]

11328 18 **An efficient way to accelerate litho hotspot checking** [11328-45]

11328 19 **Kissing corner handling in advanced nodes** [11328-46]

11328 1A **DFM: "Design for Manufacturing" or "Design Friendly Manufacturing" How to convert extra EPE budget into design freedom by SMO** [11328-47]

11328 1B **Fast OPC repair flow based on machine learning** [11328-48]

11328 1C **A comprehensive standard cell library qualification to prevent lithographic challenges** [11328-49]

11328 1D **Implementing Machine Learning for OPC retargeting** [11328-50]

11328 1E **A feature selection method for weak classifier based hotspot detection** [11328-51]

11328 1G **Unsupervised machine learning based CD-SEM image segregator for OPC and process window estimation** [11328-53]